Home
last modified time | relevance | path

Searched refs:CACHELINE_BYTES (Results 1 – 11 of 11) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/i915/gt/
Dintel_ring_types.h19 #define CACHELINE_BYTES 64 macro
20 #define CACHELINE_DWORDS (CACHELINE_BYTES / sizeof(u32))
Dintel_ring.h111 #define cacheline(a) round_down(a, CACHELINE_BYTES) in assert_ring_tail_valid()
139 return (head - tail - CACHELINE_BYTES) & (size - 1); in __intel_ring_space()
Dintel_ring.c166 ring->effective_size -= 2 * CACHELINE_BYTES; in intel_engine_create_ring()
312 num_dwords = (rq->ring->emit & (CACHELINE_BYTES - 1)) / sizeof(u32); in intel_ring_cacheline_align()
326 GEM_BUG_ON(rq->ring->emit & (CACHELINE_BYTES - 1)); in intel_ring_cacheline_align()
Dintel_engine.h31 #define CACHELINE_BYTES 64 macro
32 #define CACHELINE_DWORDS (CACHELINE_BYTES / sizeof(u32))
Dintel_lrc.c670 GEM_BUG_ON(!IS_ALIGNED(size, CACHELINE_BYTES)); in lrc_setup_indirect_ctx()
673 ctx_bb_ggtt_addr | (size / CACHELINE_BYTES); in lrc_setup_indirect_ctx()
1123 while ((unsigned long)cs % CACHELINE_BYTES) in setup_indirect_ctx_bb()
1346 while ((unsigned long)batch % CACHELINE_BYTES) in gen8_init_indirectctx_bb()
1443 while ((unsigned long)batch % CACHELINE_BYTES) in gen9_init_indirectctx_bb()
1553 CACHELINE_BYTES))) { in lrc_init_wa_ctx()
/Linux-v5.15/arch/powerpc/lib/
Dstring_32.S16 CACHELINE_BYTES = L1_CACHE_BYTES define
51 addi r6, r6, CACHELINE_BYTES
Dchecksum_32.S123 CACHELINE_BYTES = L1_CACHE_BYTES define
183 addi r3,r3,CACHELINE_BYTES
187 addi r3,r3,CACHELINE_BYTES
Dcopy_32.S64 CACHELINE_BYTES = L1_CACHE_BYTES define
127 addi r6,r6,CACHELINE_BYTES
377 addi r3,r3,CACHELINE_BYTES
381 addi r3,r3,CACHELINE_BYTES
/Linux-v5.15/drivers/gpu/drm/i915/display/
Dintel_dsb.c227 tail = ALIGN(dsb->free_pos * 4, CACHELINE_BYTES); in intel_dsb_commit()
/Linux-v5.15/drivers/gpu/drm/i915/gvt/
Dscheduler.c622 0, CACHELINE_BYTES, 0); in prepare_shadow_wa_ctx()
643 memset(per_ctx_va, 0, CACHELINE_BYTES); in prepare_shadow_wa_ctx()
1711 CACHELINE_BYTES; in intel_vgpu_create_workload()
1730 CACHELINE_BYTES)) { in intel_vgpu_create_workload()
Dcmd_parser.c2886 ring_size = round_up(wa_ctx->indirect_ctx.size + CACHELINE_BYTES, in scan_wa_ctx()
3005 roundup(ctx_size + CACHELINE_BYTES, in shadow_indirect_ctx()
3060 memcpy(bb_start_sva, per_ctx_start, CACHELINE_BYTES); in combine_wa_ctx()