| /Linux-v5.15/drivers/net/ethernet/smsc/ |
| D | smc9194.h | 60 #define BANK_SELECT 14 macro
204 #define SMC_SELECT_BANK(x) { outw( x, ioaddr + BANK_SELECT ); }
|
| D | smc91c92_cs.c | 145 #define BANK_SELECT 14 /* Window select register. */ macro
146 #define SMC_SELECT_BANK(x) { outw(x, ioaddr + BANK_SELECT); }
770 if (inw(ioaddr + BANK_SELECT) >> 8 != 0x33) { in check_sig()
787 if ((inw(ioaddr + BANK_SELECT) >> 8 == 0x33) && in check_sig()
1035 save = inw(ioaddr + BANK_SELECT); in smc_dump()
1043 outw(save, ioaddr + BANK_SELECT); in smc_dump()
1053 dev->name, dev, inw(dev->base_addr + BANK_SELECT)); in smc_open()
1088 dev->name, inw(ioaddr + BANK_SELECT)); in smc_close()
1360 saved_bank = inw(ioaddr + BANK_SELECT); in smc_interrupt()
1618 saved_bank = inw(ioaddr + BANK_SELECT); in smc_set_xcvr()
[all …]
|
| D | smc9194.c | 868 bank = inw( ioaddr + BANK_SELECT ); in smc_probe()
875 outw( 0x0, ioaddr + BANK_SELECT ); in smc_probe()
876 bank = inw( ioaddr + BANK_SELECT ); in smc_probe()
1327 saved_bank = inw( ioaddr + BANK_SELECT ); in smc_interrupt()
|
| D | smc91x.h | 484 #define BANK_SELECT (14 << SMC_IO_SHIFT) macro
927 #define SMC_CURRENT_BANK(lp) SMC_inw(ioaddr, BANK_SELECT)
934 SMC_outw(lp, x, ioaddr, BANK_SELECT); \
|
| /Linux-v5.15/drivers/gpu/drm/amd/amdgpu/ |
| D | gfxhub_v1_0.c | 196 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12); in gfxhub_v1_0_init_cache_regs()
200 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9); in gfxhub_v1_0_init_cache_regs()
|
| D | gfxhub_v2_0.c | 235 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12); in gfxhub_v2_0_init_cache_regs()
239 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9); in gfxhub_v2_0_init_cache_regs()
|
| D | gfxhub_v2_1.c | 238 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12); in gfxhub_v2_1_init_cache_regs()
242 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9); in gfxhub_v2_1_init_cache_regs()
|
| D | mmhub_v2_0.c | 310 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v2_0_init_cache_regs()
314 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v2_0_init_cache_regs()
|
| D | mmhub_v2_3.c | 229 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v2_3_init_cache_regs()
233 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v2_3_init_cache_regs()
|
| D | mmhub_v1_0.c | 181 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v1_0_init_cache_regs()
185 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v1_0_init_cache_regs()
|
| D | mmhub_v1_7.c | 202 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v1_7_init_cache_regs()
206 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v1_7_init_cache_regs()
|
| D | mmhub_v9_4.c | 237 tmp = REG_SET_FIELD(tmp, VML2PF0_VM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v9_4_init_cache_regs()
241 tmp = REG_SET_FIELD(tmp, VML2PF0_VM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v9_4_init_cache_regs()
|
| D | gmc_v7_0.c | 654 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, field); in gmc_v7_0_gart_enable()
|
| D | sid.h | 387 #define BANK_SELECT(x) ((x) << 0) macro
|
| D | gmc_v8_0.c | 872 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, field); in gmc_v8_0_gart_enable()
|
| /Linux-v5.15/drivers/net/ethernet/microchip/ |
| D | encx24j600_hw.h | 22 #define BANK_SELECT(bank) (0xC0 | ((bank & (BANK_MASK >> BANK_SHIFT)) << 1)) macro
|
| D | encx24j600-regmap.c | 24 int bank_opcode = BANK_SELECT(bank); in encx24j600_switch_bank()
|
| /Linux-v5.15/drivers/gpu/drm/radeon/ |
| D | rv770.c | 921 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_pcie_gart_enable()
967 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_pcie_gart_disable()
998 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_agp_enable()
|
| D | rv770d.h | 651 #define BANK_SELECT(x) ((x) << 0) macro
|
| D | nid.h | 121 #define BANK_SELECT(x) ((x) << 0) macro
|
| D | sid.h | 386 #define BANK_SELECT(x) ((x) << 0) macro
|
| D | cikd.h | 504 #define BANK_SELECT(x) ((x) << 0) macro
|
| D | evergreen.c | 2415 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in evergreen_pcie_gart_enable()
2468 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in evergreen_pcie_gart_disable()
2498 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in evergreen_agp_enable()
|
| D | evergreend.h | 1159 #define BANK_SELECT(x) ((x) << 0) macro
|
| D | ni.c | 1289 BANK_SELECT(6) | in cayman_pcie_gart_enable()
|
