Searched refs:AMD_PG_STATE_GATE (Results 1 – 25 of 36) sorted by relevance
12
168 if (adev->jpeg.cur_state != AMD_PG_STATE_GATE && in jpeg_v3_0_hw_fini()170 jpeg_v3_0_set_powergating_state(adev, AMD_PG_STATE_GATE); in jpeg_v3_0_hw_fini()496 if (state == AMD_PG_STATE_GATE) in jpeg_v3_0_set_powergating_state()
198 if (adev->jpeg.cur_state != AMD_PG_STATE_GATE && in jpeg_v2_5_hw_fini()200 jpeg_v2_5_set_powergating_state(adev, AMD_PG_STATE_GATE); in jpeg_v2_5_hw_fini()494 if (state == AMD_PG_STATE_GATE) in jpeg_v2_5_set_powergating_state()
177 if (adev->jpeg.cur_state != AMD_PG_STATE_GATE && in jpeg_v2_0_hw_fini()179 jpeg_v2_0_set_powergating_state(adev, AMD_PG_STATE_GATE); in jpeg_v2_0_hw_fini()720 if (state == AMD_PG_STATE_GATE) in jpeg_v2_0_set_powergating_state()
500 AMD_PG_STATE_GATE); in vce_v2_0_hw_fini()605 if (state == AMD_PG_STATE_GATE) in vce_v2_0_set_powergating_state()
90 AMD_PG_STATE_GATE); in amdgpu_jpeg_idle_work_handler()
234 AMD_PG_STATE_GATE); in uvd_v4_2_hw_fini()723 if (state == AMD_PG_STATE_GATE) { in uvd_v4_2_set_powergating_state()
232 AMD_PG_STATE_GATE); in uvd_v5_0_hw_fini()822 if (state == AMD_PG_STATE_GATE) { in uvd_v5_0_set_powergating_state()
311 amdgpu_device_set_pg_state(adev, AMD_PG_STATE_GATE); in aldebaran_mode2_restore_ip()
511 AMD_PG_STATE_GATE); in vce_v3_0_hw_fini()816 if (state == AMD_PG_STATE_GATE) { in vce_v3_0_set_powergating_state()
237 (adev->vcn.cur_state != AMD_PG_STATE_GATE && in vcn_v1_0_hw_fini()239 vcn_v1_0_set_powergating_state(adev, AMD_PG_STATE_GATE); in vcn_v1_0_hw_fini()1772 if (state == AMD_PG_STATE_GATE) in vcn_v1_0_set_powergating_state()1816 AMD_PG_STATE_GATE); in vcn_v1_0_idle_work_handler()
525 bool enable = (state == AMD_PG_STATE_GATE); in acp_set_powergating_state()
563 AMD_PG_STATE_GATE); in vce_v4_0_hw_fini()973 if (state == AMD_PG_STATE_GATE) in vce_v4_0_set_powergating_state()
268 (adev->vcn.cur_state != AMD_PG_STATE_GATE && in vcn_v2_0_hw_fini()270 vcn_v2_0_set_powergating_state(adev, AMD_PG_STATE_GATE); in vcn_v2_0_hw_fini()1771 if (state == AMD_PG_STATE_GATE) in vcn_v2_0_set_powergating_state()
720 AMD_PG_STATE_GATE); in uvd_v3_1_hw_fini()
565 AMD_PG_STATE_GATE); in uvd_v6_0_hw_fini()1492 if (state == AMD_PG_STATE_GATE) { in uvd_v6_0_set_powergating_state()
331 (adev->vcn.cur_state != AMD_PG_STATE_GATE && in vcn_v2_5_hw_fini()333 vcn_v2_5_set_powergating_state(adev, AMD_PG_STATE_GATE); in vcn_v2_5_hw_fini()1806 if (state == AMD_PG_STATE_GATE) in vcn_v2_5_set_powergating_state()
402 (adev->vcn.cur_state != AMD_PG_STATE_GATE && in vcn_v3_0_hw_fini()404 vcn_v3_0_set_powergating_state(adev, AMD_PG_STATE_GATE); in vcn_v3_0_hw_fini()2208 if (state == AMD_PG_STATE_GATE) in vcn_v3_0_set_powergating_state()
628 AMD_PG_STATE_GATE); in uvd_v7_0_hw_fini()1769 if (state == AMD_PG_STATE_GATE) {
352 AMD_PG_STATE_GATE); in amdgpu_vce_idle_work_handler()
418 AMD_PG_STATE_GATE); in amdgpu_vcn_idle_work_handler()
1251 AMD_PG_STATE_GATE); in amdgpu_uvd_idle_work_handler()
123 AMD_PG_STATE_GATE); in smu7_powergate_uvd()151 AMD_PG_STATE_GATE); in smu7_powergate_vce()
1962 AMD_PG_STATE_GATE); in smu8_dpm_powergate_uvd()1988 AMD_PG_STATE_GATE); in smu8_dpm_powergate_vce()
111 AMD_PG_STATE_GATE = 0, enumerator
1484 adev->vcn.cur_state = AMD_PG_STATE_GATE; in smu_hw_fini()1485 adev->jpeg.cur_state = AMD_PG_STATE_GATE; in smu_hw_fini()1668 AMD_PG_STATE_GATE); in smu_enable_umd_pstate()