Home
last modified time | relevance | path

Searched refs:rFPGA0_XAB_RFInterfaceSW (Results 1 – 11 of 11) sorted by relevance

/Linux-v5.10/drivers/staging/rtl8192u/
Dr819xU_phyreg.h28 #define rFPGA0_XAB_RFInterfaceSW 0x870 macro
Dr819xU_phy.c549 priv->PHYRegDef[RF90_PATH_A].rfintfs = rFPGA0_XAB_RFInterfaceSW; in rtl8192_InitBBRFRegDef()
551 priv->PHYRegDef[RF90_PATH_B].rfintfs = rFPGA0_XAB_RFInterfaceSW; in rtl8192_InitBBRFRegDef()
/Linux-v5.10/drivers/staging/rtl8188eu/include/
Dhal8188e_phy_reg.h37 #define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Iface Software Control */ macro
/Linux-v5.10/drivers/staging/rtl8188eu/hal/
Dbb_cfg.c584 reg[RF_PATH_A]->rfintfs = rFPGA0_XAB_RFInterfaceSW; in rtl88e_phy_init_bb_rf_register_definition()
585 reg[RF_PATH_B]->rfintfs = rFPGA0_XAB_RFInterfaceSW; in rtl88e_phy_init_bb_rf_register_definition()
Dphy.c973 rFPGA0_XAB_RFInterfaceSW, rFPGA0_XA_RFInterfaceOE, in phy_iq_calibrate()
1010 phy_set_bb_reg(adapt, rFPGA0_XAB_RFInterfaceSW, BIT(10), 0x01); in phy_iq_calibrate()
1011 phy_set_bb_reg(adapt, rFPGA0_XAB_RFInterfaceSW, BIT(26), 0x01); in phy_iq_calibrate()
/Linux-v5.10/drivers/staging/rtl8723bs/hal/
Drtl8723b_phycfg.c388 …pHalData->PHYRegDef[ODM_RF_PATH_A].rfintfs = rFPGA0_XAB_RFInterfaceSW; /* 16 LSBs if read 32-bit … in phy_InitBBRFRegisterDefinition()
389 …pHalData->PHYRegDef[ODM_RF_PATH_B].rfintfs = rFPGA0_XAB_RFInterfaceSW; /* 16 MSBs if read 32-bit … in phy_InitBBRFRegisterDefinition()
DHalPhyRf_8723B.c1535 rFPGA0_XAB_RFInterfaceSW, in phy_IQCalibrate_8723B()
/Linux-v5.10/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phyreg.h73 #define rFPGA0_XAB_RFInterfaceSW 0x870 macro
Dr8192E_phy.c382 priv->PHYRegDef[RF90_PATH_A].rfintfs = rFPGA0_XAB_RFInterfaceSW; in _rtl92e_init_bb_rf_reg_def()
383 priv->PHYRegDef[RF90_PATH_B].rfintfs = rFPGA0_XAB_RFInterfaceSW; in _rtl92e_init_bb_rf_reg_def()
/Linux-v5.10/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h116 #define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Ctrl */ macro
/Linux-v5.10/drivers/staging/rtl8723bs/include/
DHal8192CPhyReg.h129 #define rFPGA0_XAB_RFInterfaceSW 0x870 /* RF Interface Software Control */ macro