Home
last modified time | relevance | path

Searched refs:od_table (Results 1 – 3 of 3) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/pm/swsmu/smu11/
Dnavi10_ppt.c903 static inline bool navi10_od_feature_is_supported(struct smu_11_0_overdrive_table *od_table, enum S… in navi10_od_feature_is_supported() argument
905 return od_table->cap[cap]; in navi10_od_feature_is_supported()
908 static void navi10_od_setting_get_range(struct smu_11_0_overdrive_table *od_table, in navi10_od_setting_get_range() argument
913 *min = od_table->min[setting]; in navi10_od_setting_get_range()
915 *max = od_table->max[setting]; in navi10_od_setting_get_range()
931 OverDriveTable_t *od_table = in navi10_print_clk_levels() local
1003 if (!smu->od_enabled || !od_table || !od_settings) in navi10_print_clk_levels()
1008 size += sprintf(buf + size, "0: %uMhz\n1: %uMhz\n", od_table->GfxclkFmin, od_table->GfxclkFmax); in navi10_print_clk_levels()
1011 if (!smu->od_enabled || !od_table || !od_settings) in navi10_print_clk_levels()
1016 size += sprintf(buf + size, "1: %uMHz\n", od_table->UclkFmax); in navi10_print_clk_levels()
[all …]
/Linux-v5.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega20_hwmgr.c1208 OverDriveTable_t *od_table = &(data->smc_state_table.overdrive_table); in vega20_od8_initialize_default_settings() local
1218 ret = smum_smc_table_manager(hwmgr, (uint8_t *)od_table, TABLE_OVERDRIVE, true); in vega20_od8_initialize_default_settings()
1225 od_table->GfxclkFmin; in vega20_od8_initialize_default_settings()
1227 od_table->GfxclkFmax; in vega20_od8_initialize_default_settings()
1236 od_table->GfxclkFreq1 = od_table->GfxclkFmin; in vega20_od8_initialize_default_settings()
1238 od_table->GfxclkFreq1; in vega20_od8_initialize_default_settings()
1240 od_table->GfxclkFreq3 = od_table->GfxclkFmax; in vega20_od8_initialize_default_settings()
1242 od_table->GfxclkFreq3; in vega20_od8_initialize_default_settings()
1244 od_table->GfxclkFreq2 = (od_table->GfxclkFreq1 + od_table->GfxclkFreq3) / 2; in vega20_od8_initialize_default_settings()
1246 od_table->GfxclkFreq2; in vega20_od8_initialize_default_settings()
[all …]
Dvega10_hwmgr.c310 struct phm_ppt_v1_clock_voltage_dependency_table *od_table[3]; in vega10_odn_initial_default_setting() local
332 od_table[0] = (struct phm_ppt_v1_clock_voltage_dependency_table *)&odn_table->vdd_dep_on_sclk; in vega10_odn_initial_default_setting()
333 od_table[1] = (struct phm_ppt_v1_clock_voltage_dependency_table *)&odn_table->vdd_dep_on_mclk; in vega10_odn_initial_default_setting()
334 od_table[2] = (struct phm_ppt_v1_clock_voltage_dependency_table *)&odn_table->vdd_dep_on_socclk; in vega10_odn_initial_default_setting()
337 smu_get_voltage_dependency_table_ppt_v1(dep_table[i], od_table[i]); in vega10_odn_initial_default_setting()
344 i = od_table[2]->count - 1; in vega10_odn_initial_default_setting()
345 …od_table[2]->entries[i].clk = hwmgr->platform_descriptor.overdriveLimit.memoryClock > od_table[2]-… in vega10_odn_initial_default_setting()
347 od_table[2]->entries[i].clk; in vega10_odn_initial_default_setting()
348 od_table[2]->entries[i].vddc = odn_table->max_vddc > od_table[2]->entries[i].vddc ? in vega10_odn_initial_default_setting()
350 od_table[2]->entries[i].vddc; in vega10_odn_initial_default_setting()