| /Linux-v5.10/include/linux/ |
| D | math64.h | 146 #ifndef mul_u32_u32
150 static inline u64 mul_u32_u32(u32 a, u32 b) in mul_u32_u32() function
183 ret = mul_u32_u32(al, mul) >> shift; in mul_u64_u32_shr()
185 ret += mul_u32_u32(ah, mul) << (32 - shift); in mul_u64_u32_shr()
209 rl.ll = mul_u32_u32(a0.l.low, b0.l.low); in mul_u64_u64_shr()
210 rm.ll = mul_u32_u32(a0.l.low, b0.l.high); in mul_u64_u64_shr()
211 rn.ll = mul_u32_u32(a0.l.high, b0.l.low); in mul_u64_u64_shr()
212 rh.ll = mul_u32_u32(a0.l.high, b0.l.high); in mul_u64_u64_shr()
252 rl.ll = mul_u32_u32(u.l.low, mul); in mul_u64_u32_div()
253 rh.ll = mul_u32_u32(u.l.high, mul) + rl.l.high; in mul_u64_u32_div()
|
| /Linux-v5.10/arch/x86/include/asm/ |
| D | div64.h | 63 static inline u64 mul_u32_u32(u32 a, u32 b) in mul_u32_u32() function
72 #define mul_u32_u32 mul_u32_u32 macro
|
| /Linux-v5.10/drivers/gpu/drm/i915/ |
| D | i915_fixed.h | 79 tmp = mul_u32_u32(val, mul.val); in mul_round_up_u32_fixed16()
91 tmp = mul_u32_u32(val.val, mul.val); in mul_fixed16()
122 tmp = mul_u32_u32(val, mul.val); in mul_u32_fixed16()
|
| D | intel_device_info.c | 515 div_u64(mul_u32_u32(runtime->cs_timestamp_period_ns, in intel_device_info_runtime_init()
|
| D | i915_pmu.c | 340 sample->cur += mul_u32_u32(val, mul); in add_sample_mult()
|
| D | i915_gem.c | 251 args->size = mul_u32_u32(args->pitch, args->height); in i915_gem_dumb_create()
|
| D | i915_gpu_error.c | 494 mul_u32_u32(ctx->avg_runtime, period)); in error_print_context()
|
| D | i915_irq.c | 735 scanline = div_u64(mul_u32_u32(scan_curr_time - scan_prev_time, in __intel_get_crtc_scanline_from_timestamp()
|
| /Linux-v5.10/drivers/gpu/drm/i915/gt/ |
| D | intel_gt_clock_utils.c | 71 return div_u64_roundup(mul_u32_u32(count, 1000 * 1000 * 1000), in intel_gt_clock_interval_to_ns()
82 return div_u64_roundup(mul_u32_u32(gt->clock_frequency, ns), in intel_gt_ns_to_clock_interval()
|
| D | intel_context.h | 262 return mul_u32_u32(ewma_runtime_read(&ce->runtime.avg), period); in intel_context_get_avg_runtime_ns()
|
| D | selftest_engine_cs.c | 111 sum = mul_u32_u32(a[2], 2); in trifilter()
|
| /Linux-v5.10/drivers/gpu/drm/i915/selftests/ |
| D | i915_random.h | 49 return upper_32_bits(mul_u32_u32(prandom_u32_state(state), ep_ro)); in i915_prandom_u32_max_state()
|
| D | intel_memory_region.c | 786 div64_u64(mul_u32_u32(4 * size, in _perf_memcpy()
|
| D | i915_request.c | 1552 sum = mul_u32_u32(a[2], 2); in trifilter()
|
| /Linux-v5.10/drivers/gpu/drm/i915/display/ |
| D | intel_audio.c | 551 hblank_delta = DIV64_U64_ROUND_UP(mul_u32_u32(5 * (link_clk + cdclk), pixel_clk), in calc_hblank_early_prog()
552 mul_u32_u32(link_clk, cdclk)); in calc_hblank_early_prog()
554 tu_data = div64_u64(mul_u32_u32(pixel_clk * vdsc_bpp * 8, 1000000), in calc_hblank_early_prog()
555 mul_u32_u32(link_clk * lanes, fec_coeff)); in calc_hblank_early_prog()
556 tu_line = div64_u64(h_active * mul_u32_u32(link_clk, fec_coeff), in calc_hblank_early_prog()
557 mul_u32_u32(64 * pixel_clk, 1000000)); in calc_hblank_early_prog()
|
| D | intel_atomic_plane.c | 151 return DIV_ROUND_UP_ULL(mul_u32_u32(pixel_rate, src_w * src_h), in intel_plane_pixel_rate()
|
| D | intel_sprite.c | 1295 return DIV_ROUND_UP_ULL(mul_u32_u32(pixel_rate, num * src_w), in ivb_sprite_min_cdclk()
1651 return DIV_ROUND_UP_ULL(mul_u32_u32(pixel_rate, 10 * hscale), in g4x_sprite_min_cdclk()
|
| D | intel_dpll_mgr.c | 3275 tmp = mul_u32_u32(dco_khz, 47 * 32); in icl_calc_mg_pll_state()
3279 tmp = mul_u32_u32(dco_khz, 1000); in icl_calc_mg_pll_state()
|
| D | intel_color.c | 145 result[i] = mul_u32_u32(limited_coeff, abs_coeff) >> 30; in ctm_mult_by_limited()
|
| D | intel_display.c | 625 clock->vco = DIV_ROUND_CLOSEST_ULL(mul_u32_u32(refclk, clock->m), in chv_calc_dpll_params()
1008 m2 = DIV_ROUND_CLOSEST_ULL(mul_u32_u32(target, clock.p * clock.n) << 22, in chv_find_best_dpll()
2568 if (add_overflows_t(u32, mul_u32_u32(height, fb->pitches[color_plane]), in intel_fb_offset_to_xy()
3138 if (mul_u32_u32(max_size, tile_size) > obj->base.size) { in intel_fill_fb_info()
3141 mul_u32_u32(max_size, tile_size), obj->base.size); in intel_fill_fb_info()
8055 return div_u64(mul_u32_u32(pixel_rate, pipe_w * pipe_h), in ilk_pipe_pixel_rate()
8176 *ret_m = div_u64(mul_u32_u32(m, *ret_n), n); in compute_m_n()
12242 return div_u64(mul_u32_u32(m_n->link_m, link_freq), m_n->link_n); in intel_dotclock_calculate()
|
| D | intel_panel.c | 482 target_val = mul_u32_u32(source_val - source_min, in scale()
|
| D | intel_dp.c | 491 return div_u64(mul_u32_u32(mode_clock, 1000000U), in intel_dp_mode_to_fec_clock()
|
| /Linux-v5.10/drivers/gpu/drm/i915/gem/selftests/ |
| D | i915_gem_object_blt.c | 72 div64_u64(mul_u32_u32(4 * obj->base.size, in __perf_fill_blt()
152 div64_u64(mul_u32_u32(4 * src->base.size, in __perf_copy_blt()
|
| /Linux-v5.10/drivers/gpu/drm/ |
| D | drm_rect.c | 65 tmp = mul_u32_u32(src, dst - *clip); in clip_scaled()
|
| D | drm_dp_mst_topology.c | 4698 return DIV_ROUND_UP_ULL(mul_u32_u32(clock * (bpp / 16), 64 * 1006), in drm_dp_calc_pbn_mode()
4701 return DIV_ROUND_UP_ULL(mul_u32_u32(clock * bpp, 64 * 1006), in drm_dp_calc_pbn_mode()
|
