Home
last modified time | relevance | path

Searched refs:mmVGA_SRC_SPLIT_CNTL_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h1187 #define mmVGA_SRC_SPLIT_CNTL_BASE_IDX … macro
Ddcn_1_0_offset.h1585 #define mmVGA_SRC_SPLIT_CNTL_BASE_IDX … macro
Ddcn_2_0_0_offset.h1225 #define mmVGA_SRC_SPLIT_CNTL_BASE_IDX … macro
Ddcn_3_0_0_offset.h1124 #define mmVGA_SRC_SPLIT_CNTL_BASE_IDX … macro