Home
last modified time | relevance | path

Searched refs:mmSPI_PS_INPUT_CNTL_18_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h3898 #define mmSPI_PS_INPUT_CNTL_18_BASE_IDX … macro
Dgc_9_1_offset.h4128 #define mmSPI_PS_INPUT_CNTL_18_BASE_IDX … macro
Dgc_9_2_1_offset.h4080 #define mmSPI_PS_INPUT_CNTL_18_BASE_IDX … macro
Dgc_10_1_0_offset.h6280 #define mmSPI_PS_INPUT_CNTL_18_BASE_IDX … macro
Dgc_10_3_0_offset.h5907 #define mmSPI_PS_INPUT_CNTL_18_BASE_IDX … macro