Home
last modified time | relevance | path

Searched refs:mmSH_MEM_BASES (Results 1 – 18 of 18) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/amdgpu/
Damdgpu_amdkfd_gfx_v8.c94 WREG32(mmSH_MEM_BASES, sh_mem_bases); in kgd_program_sh_mem_settings()
Damdgpu_amdkfd_gfx_v7.c137 WREG32(mmSH_MEM_BASES, sh_mem_bases); in kgd_program_sh_mem_settings()
Damdgpu_amdkfd_gfx_v10.c101 WREG32(SOC15_REG_OFFSET(GC, 0, mmSH_MEM_BASES), sh_mem_bases); in kgd_program_sh_mem_settings()
Damdgpu_amdkfd_gfx_v9.c105 WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmSH_MEM_BASES), sh_mem_bases); in kgd_gfx_v9_program_sh_mem_settings()
Damdgpu_amdkfd_gfx_v10_3.c100 WREG32(SOC15_REG_OFFSET(GC, 0, mmSH_MEM_BASES), sh_mem_bases); in program_sh_mem_settings_v10_3()
Dgfx_v7_0.c1876 WREG32(mmSH_MEM_BASES, sh_mem_bases); in gfx_v7_0_init_compute_vmid()
1981 WREG32(mmSH_MEM_BASES, sh_mem_base); in gfx_v7_0_constants_init()
Dgfx_v8_0.c3718 WREG32(mmSH_MEM_BASES, sh_mem_bases); in gfx_v8_0_init_compute_vmid()
3799 WREG32(mmSH_MEM_BASES, 0); in gfx_v8_0_constants_init()
3807 WREG32(mmSH_MEM_BASES, tmp); in gfx_v8_0_constants_init()
Dgfx_v9_0.c2497 WREG32_SOC15_RLC(GC, 0, mmSH_MEM_BASES, sh_mem_bases); in gfx_v9_0_init_compute_vmid()
2571 WREG32_SOC15_RLC(GC, 0, mmSH_MEM_BASES, 0); in gfx_v9_0_constants_init()
2582 WREG32_SOC15_RLC(GC, 0, mmSH_MEM_BASES, tmp); in gfx_v9_0_constants_init()
Dgfx_v10_0.c4674 WREG32_SOC15(GC, 0, mmSH_MEM_BASES, sh_mem_bases); in gfx_v10_0_init_compute_vmid()
4814 WREG32_SOC15(GC, 0, mmSH_MEM_BASES, tmp); in gfx_v10_0_constants_init()
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_0_d.h1942 #define mmSH_MEM_BASES 0x230a macro
Dgfx_7_2_d.h1963 #define mmSH_MEM_BASES 0x230a macro
Dgfx_8_0_d.h2162 #define mmSH_MEM_BASES 0x230a macro
Dgfx_8_1_d.h2130 #define mmSH_MEM_BASES 0x230a macro
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h411 #define mmSH_MEM_BASES macro
Dgc_9_1_offset.h405 #define mmSH_MEM_BASES macro
Dgc_9_2_1_offset.h401 #define mmSH_MEM_BASES macro
Dgc_10_1_0_offset.h2445 #define mmSH_MEM_BASES macro
Dgc_10_3_0_offset.h2532 #define mmSH_MEM_BASES macro