Home
last modified time | relevance | path

Searched refs:mmRLC_SPM_UTCL1_CNTL_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h6226 #define mmRLC_SPM_UTCL1_CNTL_BASE_IDX … macro
Dgc_9_2_1_offset.h6424 #define mmRLC_SPM_UTCL1_CNTL_BASE_IDX … macro
Dgc_9_1_offset.h6448 #define mmRLC_SPM_UTCL1_CNTL_BASE_IDX … macro
Dgc_10_1_0_offset.h9534 #define mmRLC_SPM_UTCL1_CNTL_BASE_IDX … macro
Dgc_10_3_0_offset.h9372 #define mmRLC_SPM_UTCL1_CNTL_BASE_IDX … macro