Home
last modified time | relevance | path

Searched refs:mmOTG5_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h9114 #define mmOTG5_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX … macro
Ddcn_1_0_offset.h7482 #define mmOTG5_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX … macro
Ddcn_2_0_0_offset.h10145 #define mmOTG5_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX … macro
Ddcn_3_0_0_offset.h9861 #define mmOTG5_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX … macro