Home
last modified time | relevance | path

Searched refs:mmMPCC0_MPCC_UPDATE_LOCK_SEL_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_1_0_offset.h5372 #define mmMPCC0_MPCC_UPDATE_LOCK_SEL_BASE_IDX … macro
Ddcn_2_1_0_offset.h5609 #define mmMPCC0_MPCC_UPDATE_LOCK_SEL_BASE_IDX … macro
Ddcn_2_0_0_offset.h6547 #define mmMPCC0_MPCC_UPDATE_LOCK_SEL_BASE_IDX … macro
Ddcn_3_0_0_offset.h13763 #define mmMPCC0_MPCC_UPDATE_LOCK_SEL_BASE_IDX … macro