Searched refs:mmGDS_VMID0_SIZE (Results 1 – 13 of 13) sorted by relevance
| /Linux-v5.10/drivers/gpu/drm/amd/amdgpu/ |
| D | gfx_v9_0.c | 2506 WREG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_SIZE, 2 * i, 0); in gfx_v9_0_init_compute_vmid()
2524 WREG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_SIZE, 2 * vmid, 0); in gfx_v9_0_init_gds_vmid()
4159 SOC15_REG_OFFSET(GC, 0, mmGDS_VMID0_SIZE) + 2 * vmid, in gfx_v9_0_ring_emit_gds_switch()
4426 WREG32_SOC15(GC, 0, mmGDS_VMID0_SIZE, adev->gds.gds_size); in gfx_v9_0_do_edc_gds_workarounds()
4451 WREG32_SOC15(GC, 0, mmGDS_VMID0_SIZE, 0x00000000); in gfx_v9_0_do_edc_gds_workarounds()
|
| D | gfx_v7_0.c | 95 {mmGDS_VMID0_BASE, mmGDS_VMID0_SIZE, mmGDS_GWS_VMID0, mmGDS_OA_VMID0},
5147 adev->gds.gds_size = RREG32(mmGDS_VMID0_SIZE); in gfx_v7_0_set_gds_init()
|
| D | gfx_v10_0.c | 4683 WREG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_SIZE, 2 * i, 0); in gfx_v10_0_init_compute_vmid()
4701 WREG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_SIZE, 2 * vmid, 0); in gfx_v10_0_init_gds_vmid()
7218 SOC15_REG_OFFSET(GC, 0, mmGDS_VMID0_SIZE) + 2 * vmid, in gfx_v10_0_ring_emit_gds_switch()
|
| D | gfx_v8_0.c | 178 {mmGDS_VMID0_BASE, mmGDS_VMID0_SIZE, mmGDS_GWS_VMID0, mmGDS_OA_VMID0},
7026 adev->gds.gds_size = RREG32(mmGDS_VMID0_SIZE); in gfx_v8_0_set_gds_init()
|
| /Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| D | gfx_7_2_d.h | 2255 #define mmGDS_VMID0_SIZE 0x3301 macro
|
| D | gfx_7_0_d.h | 2233 #define mmGDS_VMID0_SIZE 0x3301 macro
|
| D | gfx_8_1_d.h | 2432 #define mmGDS_VMID0_SIZE 0x3301 macro
|
| D | gfx_8_0_d.h | 2453 #define mmGDS_VMID0_SIZE 0x3301 macro
|
| /Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_9_0_offset.h | 3045 #define mmGDS_VMID0_SIZE … macro
|
| D | gc_9_2_1_offset.h | 3225 #define mmGDS_VMID0_SIZE … macro
|
| D | gc_9_1_offset.h | 3275 #define mmGDS_VMID0_SIZE … macro
|
| D | gc_10_1_0_offset.h | 5525 #define mmGDS_VMID0_SIZE … macro
|
| D | gc_10_3_0_offset.h | 5150 #define mmGDS_VMID0_SIZE … macro
|
