Home
last modified time | relevance | path

Searched refs:mmGDS_GWS_VMID0 (Results 1 – 13 of 13) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_0_d.h2249 #define mmGDS_GWS_VMID0 0x3320 macro
Dgfx_7_2_d.h2271 #define mmGDS_GWS_VMID0 0x3320 macro
Dgfx_8_0_d.h2469 #define mmGDS_GWS_VMID0 0x3320 macro
Dgfx_8_1_d.h2448 #define mmGDS_GWS_VMID0 0x3320 macro
/Linux-v5.10/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_0.c2507 WREG32_SOC15_OFFSET(GC, 0, mmGDS_GWS_VMID0, i, 0); in gfx_v9_0_init_compute_vmid()
2525 WREG32_SOC15_OFFSET(GC, 0, mmGDS_GWS_VMID0, vmid, 0); in gfx_v9_0_init_gds_vmid()
4164 SOC15_REG_OFFSET(GC, 0, mmGDS_GWS_VMID0) + vmid, in gfx_v9_0_ring_emit_gds_switch()
Dgfx_v10_0.c4684 WREG32_SOC15_OFFSET(GC, 0, mmGDS_GWS_VMID0, i, 0); in gfx_v10_0_init_compute_vmid()
4702 WREG32_SOC15_OFFSET(GC, 0, mmGDS_GWS_VMID0, vmid, 0); in gfx_v10_0_init_gds_vmid()
7223 SOC15_REG_OFFSET(GC, 0, mmGDS_GWS_VMID0) + vmid, in gfx_v10_0_ring_emit_gds_switch()
Dgfx_v7_0.c95 {mmGDS_VMID0_BASE, mmGDS_VMID0_SIZE, mmGDS_GWS_VMID0, mmGDS_OA_VMID0},
Dgfx_v8_0.c178 {mmGDS_VMID0_BASE, mmGDS_VMID0_SIZE, mmGDS_GWS_VMID0, mmGDS_OA_VMID0},
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h3107 #define mmGDS_GWS_VMID0 macro
Dgc_9_1_offset.h3337 #define mmGDS_GWS_VMID0 macro
Dgc_9_2_1_offset.h3287 #define mmGDS_GWS_VMID0 macro
Dgc_10_1_0_offset.h5587 #define mmGDS_GWS_VMID0 macro
Dgc_10_3_0_offset.h5212 #define mmGDS_GWS_VMID0 macro