Home
last modified time | relevance | path

Searched refs:mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h11645 #define mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX … macro
Ddcn_2_0_0_offset.h13775 #define mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX … macro
Ddcn_3_0_0_offset.h12878 #define mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX … macro