Home
last modified time | relevance | path

Searched refs:mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddpcs_3_0_0_offset.h16 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR … macro
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_2_1_0_offset.h36 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR … macro
Ddpcs_2_0_0_offset.h36 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR … macro
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_11_2_d.h10030 #define mmDPCSTX0_DPCSTX_PLL_UPDATE_ADDR 0x48d8 macro