Home
last modified time | relevance | path

Searched refs:mmDP5_DP_MSA_TIMING_PARAM4_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_1_0_offset.h10014 #define mmDP5_DP_MSA_TIMING_PARAM4_BASE_IDX … macro
Ddcn_2_0_0_offset.h12701 #define mmDP5_DP_MSA_TIMING_PARAM4_BASE_IDX … macro
Ddcn_3_0_0_offset.h12499 #define mmDP5_DP_MSA_TIMING_PARAM4_BASE_IDX … macro