Home
last modified time | relevance | path

Searched refs:mmCP_ME_IC_BASE_CNTL (Results 1 – 3 of 3) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_offset.h10247 #define mmCP_ME_IC_BASE_CNTL … macro
Dgc_10_3_0_offset.h9857 #define mmCP_ME_IC_BASE_CNTL … macro
/Linux-v5.10/drivers/gpu/drm/amd/amdgpu/
Dgfx_v10_0.c5703 tmp = RREG32_SOC15(GC, 0, mmCP_ME_IC_BASE_CNTL); in gfx_v10_0_cp_gfx_load_me_microcode()