Home
last modified time | relevance | path

Searched refs:mmCP_HQD_PQ_WPTR_POLL_ADDR (Results 1 – 16 of 16) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/pm/inc/
Dpolaris10_pwrvirus.h1509 { 0x540fee20, mmCP_HQD_PQ_WPTR_POLL_ADDR },
1519 { 0x540fee20, mmCP_HQD_PQ_WPTR_POLL_ADDR },
1529 { 0x540fee20, mmCP_HQD_PQ_WPTR_POLL_ADDR },
1539 { 0x540fee20, mmCP_HQD_PQ_WPTR_POLL_ADDR },
/Linux-v5.10/drivers/gpu/drm/amd/amdgpu/
Damdgpu_amdkfd_gfx_v10.c282 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR), in kgd_hqd_load()
Damdgpu_amdkfd_gfx_v9.c293 WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR), in kgd_gfx_v9_hqd_load()
Damdgpu_amdkfd_gfx_v10_3.c267 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR), in hqd_load_v10_3()
Dmes_v10_1.c767 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR, in mes_v10_1_queue_init_register()
Dgfx_v9_0.c3610 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR, in gfx_v9_0_kiq_init_register()
Dgfx_v10_0.c6580 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR, in gfx_v10_0_kiq_init_register()
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_2_d.h593 #define mmCP_HQD_PQ_WPTR_POLL_ADDR 0x3252 macro
Dgfx_7_0_d.h580 #define mmCP_HQD_PQ_WPTR_POLL_ADDR 0x3252 macro
Dgfx_8_1_d.h643 #define mmCP_HQD_PQ_WPTR_POLL_ADDR 0x3252 macro
Dgfx_8_0_d.h643 #define mmCP_HQD_PQ_WPTR_POLL_ADDR 0x3252 macro
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2845 #define mmCP_HQD_PQ_WPTR_POLL_ADDR … macro
Dgc_9_2_1_offset.h3029 #define mmCP_HQD_PQ_WPTR_POLL_ADDR … macro
Dgc_9_1_offset.h3073 #define mmCP_HQD_PQ_WPTR_POLL_ADDR … macro
Dgc_10_1_0_offset.h5309 #define mmCP_HQD_PQ_WPTR_POLL_ADDR … macro
Dgc_10_3_0_offset.h4942 #define mmCP_HQD_PQ_WPTR_POLL_ADDR … macro