Home
last modified time | relevance | path

Searched refs:mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h1479 #define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX … macro
Ddcn_1_0_offset.h1873 #define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX … macro
Ddcn_2_0_0_offset.h1517 #define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX … macro
Ddcn_3_0_0_offset.h1418 #define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX … macro
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_offset.h1547 #define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX … macro