Home
last modified time | relevance | path

Searched refs:mclk_mask (Results 1 – 5 of 5) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/pm/swsmu/smu12/
Drenoir_ppt.c216 uint32_t *mclk_mask, in renoir_get_profiling_clk_mask() argument
224 if (mclk_mask) in renoir_get_profiling_clk_mask()
226 *mclk_mask = NUM_MEMCLK_DPM_LEVELS - 1; in renoir_get_profiling_clk_mask()
232 if(mclk_mask) in renoir_get_profiling_clk_mask()
234 *mclk_mask = 0; in renoir_get_profiling_clk_mask()
249 uint32_t mclk_mask, soc_mask; in renoir_get_dpm_ultimate_freq() local
283 &mclk_mask, in renoir_get_dpm_ultimate_freq()
300 ret = renoir_get_dpm_clk_limited(smu, clk_type, mclk_mask, max); in renoir_get_dpm_ultimate_freq()
827 uint32_t sclk_mask, mclk_mask, soc_mask; in renoir_set_performance_level() local
894 &mclk_mask, in renoir_set_performance_level()
[all …]
/Linux-v5.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega12_hwmgr.c1608 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) in vega12_get_profiling_clk_mask() argument
1616 *mclk_mask = 0; in vega12_get_profiling_clk_mask()
1623 *mclk_mask = VEGA12_UMD_PSTATE_MCLK_LEVEL; in vega12_get_profiling_clk_mask()
1630 *mclk_mask = 0; in vega12_get_profiling_clk_mask()
1633 *mclk_mask = mem_dpm_table->count - 1; in vega12_get_profiling_clk_mask()
1663 uint32_t mclk_mask = 0; in vega12_dpm_force_dpm_level() local
1680 ret = vega12_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega12_dpm_force_dpm_level()
1684 vega12_force_clock_level(hwmgr, PP_MCLK, 1 << mclk_mask); in vega12_dpm_force_dpm_level()
Dvega20_hwmgr.c2486 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) in vega20_get_profiling_clk_mask() argument
2494 *mclk_mask = 0; in vega20_get_profiling_clk_mask()
2501 *mclk_mask = VEGA20_UMD_PSTATE_MCLK_LEVEL; in vega20_get_profiling_clk_mask()
2508 *mclk_mask = 0; in vega20_get_profiling_clk_mask()
2511 *mclk_mask = mem_dpm_table->count - 1; in vega20_get_profiling_clk_mask()
2686 uint32_t sclk_mask, mclk_mask, soc_mask; in vega20_dpm_force_dpm_level() local
2705 ret = vega20_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega20_dpm_force_dpm_level()
2709 vega20_force_clock_level(hwmgr, PP_MCLK, 1 << mclk_mask); in vega20_dpm_force_dpm_level()
Dsmu7_hwmgr.c2757 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *pcie_mask) in smu7_get_profiling_clk() argument
2775 *mclk_mask = golden_dpm_table->mclk_table.count - 1; in smu7_get_profiling_clk()
2778 *mclk_mask = golden_dpm_table->mclk_table.count - 2; in smu7_get_profiling_clk()
2820 *mclk_mask = 0; in smu7_get_profiling_clk()
2822 *mclk_mask = golden_dpm_table->mclk_table.count - 1; in smu7_get_profiling_clk()
2836 uint32_t mclk_mask = 0; in smu7_force_dpm_level() local
2840 smu7_get_profiling_clk(hwmgr, level, &sclk_mask, &mclk_mask, &pcie_mask); in smu7_force_dpm_level()
2856 ret = smu7_get_profiling_clk(hwmgr, level, &sclk_mask, &mclk_mask, &pcie_mask); in smu7_force_dpm_level()
2860 smu7_force_clock_level(hwmgr, PP_MCLK, 1<<mclk_mask); in smu7_force_dpm_level()
Dvega10_hwmgr.c4091 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) in vega10_get_profiling_clk_mask() argument
4101 *mclk_mask = VEGA10_UMD_PSTATE_MCLK_LEVEL; in vega10_get_profiling_clk_mask()
4109 *mclk_mask = 0; in vega10_get_profiling_clk_mask()
4119 *mclk_mask = table_info->vdd_dep_on_mclk->count - 1; in vega10_get_profiling_clk_mask()
4211 uint32_t mclk_mask = 0; in vega10_dpm_force_dpm_level() local
4215 vega10_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega10_dpm_force_dpm_level()
4231 ret = vega10_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega10_dpm_force_dpm_level()
4235 vega10_force_clock_level(hwmgr, PP_MCLK, 1<<mclk_mask); in vega10_dpm_force_dpm_level()