Home
last modified time | relevance | path

Searched refs:ixDIDT_TD_EDC_CTRL (Results 1 – 6 of 6) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega10_powertune.c559 …{ ixDIDT_TD_EDC_CTRL, DIDT_TD_EDC_CTRL__EDC_EN_MASK, DIDT_T…
560 …{ ixDIDT_TD_EDC_CTRL, DIDT_TD_EDC_CTRL__EDC_SW_RST_MASK, DIDT_T…
561 …{ ixDIDT_TD_EDC_CTRL, DIDT_TD_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK, DIDT_T…
562 …{ ixDIDT_TD_EDC_CTRL, DIDT_TD_EDC_CTRL__EDC_FORCE_STALL_MASK, DIDT_T…
563 …{ ixDIDT_TD_EDC_CTRL, DIDT_TD_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK, DIDT_T…
564 …{ ixDIDT_TD_EDC_CTRL, DIDT_TD_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS_MASK, DIDT_T…
565 …{ ixDIDT_TD_EDC_CTRL, DIDT_TD_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK, DIDT_T…
566 …{ ixDIDT_TD_EDC_CTRL, DIDT_TD_EDC_CTRL__GC_EDC_EN_MASK, DIDT_T…
567 …{ ixDIDT_TD_EDC_CTRL, DIDT_TD_EDC_CTRL__GC_EDC_STALL_POLICY_MASK, DIDT_T…
568 …{ ixDIDT_TD_EDC_CTRL, DIDT_TD_EDC_CTRL__GC_EDC_LEVEL_COMB_EN_MASK, DIDT_T…
[all …]
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h7207 #define ixDIDT_TD_EDC_CTRL … macro
Dgc_9_1_offset.h7414 #define ixDIDT_TD_EDC_CTRL … macro
Dgc_9_2_1_offset.h7455 #define ixDIDT_TD_EDC_CTRL … macro
Dgc_10_1_0_offset.h11290 #define ixDIDT_TD_EDC_CTRL … macro
Dgc_10_3_0_offset.h13424 #define ixDIDT_TD_EDC_CTRL … macro