Searched refs:hart (Results 1 – 4 of 4) sorted by relevance
| /Linux-v5.10/arch/riscv/kernel/ |
| D | smpboot.c | 68 int hart; in setup_smp() local
75 hart = riscv_of_processor_hartid(dn); in setup_smp()
76 if (hart < 0) in setup_smp()
79 if (hart == cpuid_to_hartid_map(0)) { in setup_smp()
86 cpuid, hart); in setup_smp()
90 cpuid_to_hartid_map(cpuid) = hart; in setup_smp()
|
| D | cpu.c | 18 u32 hart; in riscv_of_processor_hartid() local
25 if (of_property_read_u32(node, "reg", &hart)) { in riscv_of_processor_hartid()
31 pr_info("CPU with hartid=%d is not available\n", hart); in riscv_of_processor_hartid()
36 pr_warn("CPU with hartid=%d has no \"riscv,isa\" property\n", hart); in riscv_of_processor_hartid()
40 pr_warn("CPU with hartid=%d has an invalid ISA of \"%s\"\n", hart, isa); in riscv_of_processor_hartid()
44 return hart; in riscv_of_processor_hartid()
|
| /Linux-v5.10/Documentation/devicetree/bindings/interrupt-controller/ |
| D | riscv,cpu-intc.txt | 7 Every interrupt is ultimately routed through a hart's HLIC before it
8 interrupts that hart.
40 definition of the hart whose CSRs control these local interrupts.
|
| /Linux-v5.10/drivers/clocksource/ |
| D | Kconfig | 661 This enables the per-hart timer built into all RISC-V systems, which
|
