Searched refs:gfx9 (Results 1 – 12 of 12) sorted by relevance
| /Linux-v5.10/drivers/gpu/drm/amd/display/dc/dcn30/ |
| D | dcn30_hubp.c | 329 NUM_PIPES, log_2(info->gfx9.num_pipes), in hubp3_program_tiling()
330 PIPE_INTERLEAVE, info->gfx9.pipe_interleave, in hubp3_program_tiling()
331 MAX_COMPRESSED_FRAGS, log_2(info->gfx9.max_compressed_frags), in hubp3_program_tiling()
332 NUM_PKRS, log_2(info->gfx9.num_pkrs)); in hubp3_program_tiling()
335 SW_MODE, info->gfx9.swizzle, in hubp3_program_tiling()
336 META_LINEAR, info->gfx9.meta_linear, in hubp3_program_tiling()
337 PIPE_ALIGNED, info->gfx9.pipe_aligned); in hubp3_program_tiling()
|
| /Linux-v5.10/drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_hubp.c | 149 NUM_PIPES, log_2(info->gfx9.num_pipes), in hubp1_program_tiling()
150 NUM_BANKS, log_2(info->gfx9.num_banks), in hubp1_program_tiling()
151 PIPE_INTERLEAVE, info->gfx9.pipe_interleave, in hubp1_program_tiling()
152 NUM_SE, log_2(info->gfx9.num_shader_engines), in hubp1_program_tiling()
153 NUM_RB_PER_SE, log_2(info->gfx9.num_rb_per_se), in hubp1_program_tiling()
154 MAX_COMPRESSED_FRAGS, log_2(info->gfx9.max_compressed_frags)); in hubp1_program_tiling()
157 SW_MODE, info->gfx9.swizzle, in hubp1_program_tiling()
158 META_LINEAR, info->gfx9.meta_linear, in hubp1_program_tiling()
159 RB_ALIGNED, info->gfx9.rb_aligned, in hubp1_program_tiling()
160 PIPE_ALIGNED, info->gfx9.pipe_aligned); in hubp1_program_tiling()
|
| D | dcn10_resource.c | 1281 plane_state->tiling_info.gfx9.swizzle = swizzle; in dcn10_patch_unknown_plane_state()
|
| /Linux-v5.10/drivers/gpu/drm/amd/display/dc/dce/ |
| D | dce_mem_input.c | 437 GRPH_SW_MODE, info->gfx9.swizzle, in program_tiling()
438 GRPH_NUM_BANKS, log_2(info->gfx9.num_banks), in program_tiling()
439 GRPH_NUM_SHADER_ENGINES, log_2(info->gfx9.num_shader_engines), in program_tiling()
440 GRPH_NUM_PIPES, log_2(info->gfx9.num_pipes), in program_tiling()
442 GRPH_SE_ENABLE, info->gfx9.shaderEnable); in program_tiling()
|
| /Linux-v5.10/drivers/gpu/drm/amd/display/dc/core/ |
| D | dc_debug.c | 170 plane_state->tiling_info.gfx9.swizzle); in pre_surface_trace()
256 update->plane_info->tiling_info.gfx9.swizzle); in update_surface_trace()
|
| D | dc.c | 1782 if (u->plane_info->tiling_info.gfx9.swizzle != DC_SW_LINEAR) { in get_plane_info_update_type()
|
| D | dc_resource.c | 2222 pipe_ctx->plane_state->tiling_info.gfx9.swizzle == DC_SW_UNKNOWN) { in dc_validate_global_state()
|
| /Linux-v5.10/drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_hubp.c | 313 NUM_PIPES, log_2(info->gfx9.num_pipes), in hubp2_program_tiling()
314 PIPE_INTERLEAVE, info->gfx9.pipe_interleave, in hubp2_program_tiling()
315 MAX_COMPRESSED_FRAGS, log_2(info->gfx9.max_compressed_frags)); in hubp2_program_tiling()
318 SW_MODE, info->gfx9.swizzle, in hubp2_program_tiling()
|
| D | dcn20_resource.c | 2346 swizzle_mode_to_macro_tile_size(pln->tiling_info.gfx9.swizzle);
2347 swizzle_to_dml_params(pln->tiling_info.gfx9.swizzle,
3321 plane_state->tiling_info.gfx9.swizzle = swizzle;
|
| /Linux-v5.10/drivers/gpu/drm/amd/display/dc/ |
| D | dc_hw_types.h | 394 } gfx9; member
|
| /Linux-v5.10/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| D | amdgpu_dm.c | 3771 input.swizzle_mode = tiling_info->gfx9.swizzle; in fill_plane_dcc_attributes()
3904 tiling_info->gfx9.num_pipes = in fill_plane_buffer_attributes()
3906 tiling_info->gfx9.num_banks = in fill_plane_buffer_attributes()
3908 tiling_info->gfx9.pipe_interleave = in fill_plane_buffer_attributes()
3910 tiling_info->gfx9.num_shader_engines = in fill_plane_buffer_attributes()
3912 tiling_info->gfx9.max_compressed_frags = in fill_plane_buffer_attributes()
3914 tiling_info->gfx9.num_rb_per_se = in fill_plane_buffer_attributes()
3916 tiling_info->gfx9.swizzle = in fill_plane_buffer_attributes()
3918 tiling_info->gfx9.shaderEnable = 1; in fill_plane_buffer_attributes()
3923 tiling_info->gfx9.num_pkrs = adev->gfx.config.gb_addr_config_fields.num_pkrs; in fill_plane_buffer_attributes()
|
| /Linux-v5.10/drivers/gpu/drm/amd/display/dc/calcs/ |
| D | dcn_calcs.c | 338 input->src.sw_mode = pipe->plane_state->tiling_info.gfx9.swizzle; in pipe_ctx_to_e2e_pipe_params()
347 …input->src.macro_tile_size = swizzle_mode_to_macro_tile_size(pipe->plane_state->tiling_info.gfx9.s… in pipe_ctx_to_e2e_pipe_params()
1025 pipe->plane_state->tiling_info.gfx9.swizzle); in dcn_validate_bandwidth()
|
