Home
last modified time | relevance | path

Searched refs:drvdata (Results 1 – 25 of 182) sorted by relevance

12345678

/Linux-v5.10/drivers/char/hw_random/
Dcctrng.c77 static inline void cc_iowrite(struct cctrng_drvdata *drvdata, u32 reg, u32 val) in cc_iowrite() argument
79 iowrite32(val, (drvdata->cc_base + reg)); in cc_iowrite()
81 static inline u32 cc_ioread(struct cctrng_drvdata *drvdata, u32 reg) in cc_ioread() argument
83 return ioread32(drvdata->cc_base + reg); in cc_ioread()
107 static int cc_trng_pm_init(struct cctrng_drvdata *drvdata) in cc_trng_pm_init() argument
109 struct device *dev = &(drvdata->pdev->dev); in cc_trng_pm_init()
118 static void cc_trng_pm_go(struct cctrng_drvdata *drvdata) in cc_trng_pm_go() argument
120 struct device *dev = &(drvdata->pdev->dev); in cc_trng_pm_go()
126 static void cc_trng_pm_fini(struct cctrng_drvdata *drvdata) in cc_trng_pm_fini() argument
128 struct device *dev = &(drvdata->pdev->dev); in cc_trng_pm_fini()
[all …]
/Linux-v5.10/drivers/hwtracing/coresight/
Dcoresight-etm3x-core.c52 static void etm_os_unlock(struct etm_drvdata *drvdata) in etm_os_unlock() argument
55 etm_writel(drvdata, 0x0, ETMOSLAR); in etm_os_unlock()
56 drvdata->os_unlock = true; in etm_os_unlock()
60 static void etm_set_pwrdwn(struct etm_drvdata *drvdata) in etm_set_pwrdwn() argument
67 etmcr = etm_readl(drvdata, ETMCR); in etm_set_pwrdwn()
69 etm_writel(drvdata, etmcr, ETMCR); in etm_set_pwrdwn()
72 static void etm_clr_pwrdwn(struct etm_drvdata *drvdata) in etm_clr_pwrdwn() argument
76 etmcr = etm_readl(drvdata, ETMCR); in etm_clr_pwrdwn()
78 etm_writel(drvdata, etmcr, ETMCR); in etm_clr_pwrdwn()
84 static void etm_set_pwrup(struct etm_drvdata *drvdata) in etm_set_pwrup() argument
[all …]
Dcoresight-tmc-etf.c19 static void __tmc_etb_enable_hw(struct tmc_drvdata *drvdata) in __tmc_etb_enable_hw() argument
21 CS_UNLOCK(drvdata->base); in __tmc_etb_enable_hw()
24 tmc_wait_for_tmcready(drvdata); in __tmc_etb_enable_hw()
26 writel_relaxed(TMC_MODE_CIRCULAR_BUFFER, drvdata->base + TMC_MODE); in __tmc_etb_enable_hw()
30 drvdata->base + TMC_FFCR); in __tmc_etb_enable_hw()
32 writel_relaxed(drvdata->trigger_cntr, drvdata->base + TMC_TRG); in __tmc_etb_enable_hw()
33 tmc_enable_hw(drvdata); in __tmc_etb_enable_hw()
35 CS_LOCK(drvdata->base); in __tmc_etb_enable_hw()
38 static int tmc_etb_enable_hw(struct tmc_drvdata *drvdata) in tmc_etb_enable_hw() argument
40 int rc = coresight_claim_device(drvdata->base); in tmc_etb_enable_hw()
[all …]
Dcoresight-etm4x-core.c53 static int etm4_set_event_filters(struct etmv4_drvdata *drvdata,
59 static void etm4_os_unlock(struct etmv4_drvdata *drvdata) in etm4_os_unlock() argument
62 writel_relaxed(0x0, drvdata->base + TRCOSLAR); in etm4_os_unlock()
63 drvdata->os_unlock = true; in etm4_os_unlock()
67 static void etm4_os_lock(struct etmv4_drvdata *drvdata) in etm4_os_lock() argument
70 writel_relaxed(0x1, drvdata->base + TRCOSLAR); in etm4_os_lock()
71 drvdata->os_unlock = false; in etm4_os_lock()
89 struct etmv4_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); in etm4_cpu_id() local
91 return drvdata->cpu; in etm4_cpu_id()
96 struct etmv4_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); in etm4_trace_id() local
[all …]
Dcoresight-cpu-debug.c111 static void debug_os_unlock(struct debug_drvdata *drvdata) in debug_os_unlock() argument
114 writel_relaxed(0x0, drvdata->base + EDOSLAR); in debug_os_unlock()
131 static bool debug_access_permitted(struct debug_drvdata *drvdata) in debug_access_permitted() argument
134 if (!(drvdata->edprsr & EDPRSR_PU)) in debug_access_permitted()
138 if (drvdata->edprsr & EDPRSR_DLK) in debug_access_permitted()
144 static void debug_force_cpu_powered_up(struct debug_drvdata *drvdata) in debug_force_cpu_powered_up() argument
156 edprcr = readl_relaxed(drvdata->base + EDPRCR); in debug_force_cpu_powered_up()
158 writel_relaxed(edprcr, drvdata->base + EDPRCR); in debug_force_cpu_powered_up()
161 if (readx_poll_timeout_atomic(readl_relaxed, drvdata->base + EDPRSR, in debug_force_cpu_powered_up()
162 drvdata->edprsr, (drvdata->edprsr & EDPRSR_PU), in debug_force_cpu_powered_up()
[all …]
Dcoresight-stm.c85 #define stm_channel_addr(drvdata, ch) (drvdata->chs.base + \ argument
149 static void stm_hwevent_enable_hw(struct stm_drvdata *drvdata) in stm_hwevent_enable_hw() argument
151 CS_UNLOCK(drvdata->base); in stm_hwevent_enable_hw()
153 writel_relaxed(drvdata->stmhebsr, drvdata->base + STMHEBSR); in stm_hwevent_enable_hw()
154 writel_relaxed(drvdata->stmheter, drvdata->base + STMHETER); in stm_hwevent_enable_hw()
155 writel_relaxed(drvdata->stmheer, drvdata->base + STMHEER); in stm_hwevent_enable_hw()
158 drvdata->base + STMHEMCR); in stm_hwevent_enable_hw()
160 CS_LOCK(drvdata->base); in stm_hwevent_enable_hw()
163 static void stm_port_enable_hw(struct stm_drvdata *drvdata) in stm_port_enable_hw() argument
165 CS_UNLOCK(drvdata->base); in stm_port_enable_hw()
[all …]
Dcoresight-cti-core.c61 void cti_write_all_hw_regs(struct cti_drvdata *drvdata) in cti_write_all_hw_regs() argument
63 struct cti_config *config = &drvdata->config; in cti_write_all_hw_regs()
66 CS_UNLOCK(drvdata->base); in cti_write_all_hw_regs()
69 writel_relaxed(0, drvdata->base + CTICONTROL); in cti_write_all_hw_regs()
73 writel_relaxed(config->ctiinen[i], drvdata->base + CTIINEN(i)); in cti_write_all_hw_regs()
75 drvdata->base + CTIOUTEN(i)); in cti_write_all_hw_regs()
79 writel_relaxed(config->ctigate, drvdata->base + CTIGATE); in cti_write_all_hw_regs()
80 writel_relaxed(config->asicctl, drvdata->base + ASICCTL); in cti_write_all_hw_regs()
81 writel_relaxed(config->ctiappset, drvdata->base + CTIAPPSET); in cti_write_all_hw_regs()
84 writel_relaxed(1, drvdata->base + CTICONTROL); in cti_write_all_hw_regs()
[all …]
Dcoresight-etb10.c100 static inline unsigned int etb_get_buffer_depth(struct etb_drvdata *drvdata) in etb_get_buffer_depth() argument
102 return readl_relaxed(drvdata->base + ETB_RAM_DEPTH_REG); in etb_get_buffer_depth()
105 static void __etb_enable_hw(struct etb_drvdata *drvdata) in __etb_enable_hw() argument
110 CS_UNLOCK(drvdata->base); in __etb_enable_hw()
112 depth = drvdata->buffer_depth; in __etb_enable_hw()
114 writel_relaxed(0x0, drvdata->base + ETB_RAM_WRITE_POINTER); in __etb_enable_hw()
117 writel_relaxed(0x0, drvdata->base + ETB_RWD_REG); in __etb_enable_hw()
120 writel_relaxed(0x0, drvdata->base + ETB_RAM_WRITE_POINTER); in __etb_enable_hw()
122 writel_relaxed(0x0, drvdata->base + ETB_RAM_READ_POINTER); in __etb_enable_hw()
124 writel_relaxed(drvdata->trigger_cntr, drvdata->base + ETB_TRG); in __etb_enable_hw()
[all …]
Dcoresight-etm4x-sysfs.c13 static int etm4_set_mode_exclude(struct etmv4_drvdata *drvdata, bool exclude) in etm4_set_mode_exclude() argument
16 struct etmv4_config *config = &drvdata->config; in etm4_set_mode_exclude()
61 struct etmv4_drvdata *drvdata = dev_get_drvdata(dev->parent); in nr_pe_cmp_show() local
63 val = drvdata->nr_pe_cmp; in nr_pe_cmp_show()
73 struct etmv4_drvdata *drvdata = dev_get_drvdata(dev->parent); in nr_addr_cmp_show() local
75 val = drvdata->nr_addr_cmp; in nr_addr_cmp_show()
85 struct etmv4_drvdata *drvdata = dev_get_drvdata(dev->parent); in nr_cntr_show() local
87 val = drvdata->nr_cntr; in nr_cntr_show()
97 struct etmv4_drvdata *drvdata = dev_get_drvdata(dev->parent); in nr_ext_inp_show() local
99 val = drvdata->nr_ext_inp; in nr_ext_inp_show()
[all …]
Dcoresight-tmc-core.c34 void tmc_wait_for_tmcready(struct tmc_drvdata *drvdata) in tmc_wait_for_tmcready() argument
37 if (coresight_timeout(drvdata->base, in tmc_wait_for_tmcready()
39 dev_err(&drvdata->csdev->dev, in tmc_wait_for_tmcready()
44 void tmc_flush_and_stop(struct tmc_drvdata *drvdata) in tmc_flush_and_stop() argument
48 ffcr = readl_relaxed(drvdata->base + TMC_FFCR); in tmc_flush_and_stop()
50 writel_relaxed(ffcr, drvdata->base + TMC_FFCR); in tmc_flush_and_stop()
52 writel_relaxed(ffcr, drvdata->base + TMC_FFCR); in tmc_flush_and_stop()
54 if (coresight_timeout(drvdata->base, in tmc_flush_and_stop()
56 dev_err(&drvdata->csdev->dev, in tmc_flush_and_stop()
60 tmc_wait_for_tmcready(drvdata); in tmc_flush_and_stop()
[all …]
Dcoresight-replicator.c46 static void dynamic_replicator_reset(struct replicator_drvdata *drvdata) in dynamic_replicator_reset() argument
48 CS_UNLOCK(drvdata->base); in dynamic_replicator_reset()
50 if (!coresight_claim_device_unlocked(drvdata->base)) { in dynamic_replicator_reset()
51 writel_relaxed(0xff, drvdata->base + REPLICATOR_IDFILTER0); in dynamic_replicator_reset()
52 writel_relaxed(0xff, drvdata->base + REPLICATOR_IDFILTER1); in dynamic_replicator_reset()
53 coresight_disclaim_device_unlocked(drvdata->base); in dynamic_replicator_reset()
56 CS_LOCK(drvdata->base); in dynamic_replicator_reset()
62 static inline void replicator_reset(struct replicator_drvdata *drvdata) in replicator_reset() argument
64 if (drvdata->base) in replicator_reset()
65 dynamic_replicator_reset(drvdata); in replicator_reset()
[all …]
Dcoresight-etm3x-sysfs.c17 struct etm_drvdata *drvdata = dev_get_drvdata(dev->parent); in nr_addr_cmp_show() local
19 val = drvdata->nr_addr_cmp; in nr_addr_cmp_show()
27 struct etm_drvdata *drvdata = dev_get_drvdata(dev->parent); in nr_cntr_show() local
29 val = drvdata->nr_cntr; in nr_cntr_show()
38 struct etm_drvdata *drvdata = dev_get_drvdata(dev->parent); in nr_ctxid_cmp_show() local
40 val = drvdata->nr_ctxid_cmp; in nr_ctxid_cmp_show()
49 struct etm_drvdata *drvdata = dev_get_drvdata(dev->parent); in etmsr_show() local
52 spin_lock_irqsave(&drvdata->spinlock, flags); in etmsr_show()
53 CS_UNLOCK(drvdata->base); in etmsr_show()
55 val = etm_readl(drvdata, ETMSR); in etmsr_show()
[all …]
Dcoresight-funnel.c51 static int dynamic_funnel_enable_hw(struct funnel_drvdata *drvdata, int port) in dynamic_funnel_enable_hw() argument
56 CS_UNLOCK(drvdata->base); in dynamic_funnel_enable_hw()
58 functl = readl_relaxed(drvdata->base + FUNNEL_FUNCTL); in dynamic_funnel_enable_hw()
61 rc = coresight_claim_device_unlocked(drvdata->base); in dynamic_funnel_enable_hw()
69 writel_relaxed(functl, drvdata->base + FUNNEL_FUNCTL); in dynamic_funnel_enable_hw()
70 writel_relaxed(drvdata->priority, drvdata->base + FUNNEL_PRICTL); in dynamic_funnel_enable_hw()
72 CS_LOCK(drvdata->base); in dynamic_funnel_enable_hw()
80 struct funnel_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); in funnel_enable() local
84 spin_lock_irqsave(&drvdata->spinlock, flags); in funnel_enable()
86 if (drvdata->base) in funnel_enable()
[all …]
Dcoresight-tpiu.c63 static void tpiu_enable_hw(struct tpiu_drvdata *drvdata) in tpiu_enable_hw() argument
65 CS_UNLOCK(drvdata->base); in tpiu_enable_hw()
69 CS_LOCK(drvdata->base); in tpiu_enable_hw()
74 struct tpiu_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); in tpiu_enable() local
76 tpiu_enable_hw(drvdata); in tpiu_enable()
82 static void tpiu_disable_hw(struct tpiu_drvdata *drvdata) in tpiu_disable_hw() argument
84 CS_UNLOCK(drvdata->base); in tpiu_disable_hw()
87 writel_relaxed(FFCR_STOP_FI, drvdata->base + TPIU_FFCR); in tpiu_disable_hw()
89 writel_relaxed(FFCR_STOP_FI | FFCR_FON_MAN, drvdata->base + TPIU_FFCR); in tpiu_disable_hw()
91 coresight_timeout(drvdata->base, TPIU_FFCR, FFCR_FON_MAN_BIT, 0); in tpiu_disable_hw()
[all …]
Dcoresight-tmc-etr.c40 struct tmc_drvdata *drvdata; member
595 static int tmc_etr_alloc_flat_buf(struct tmc_drvdata *drvdata, in tmc_etr_alloc_flat_buf() argument
600 struct device *real_dev = drvdata->csdev->dev.parent; in tmc_etr_alloc_flat_buf()
618 flat_buf->dev = &drvdata->csdev->dev; in tmc_etr_alloc_flat_buf()
675 static int tmc_etr_alloc_sg_buf(struct tmc_drvdata *drvdata, in tmc_etr_alloc_sg_buf() argument
680 struct device *dev = &drvdata->csdev->dev; in tmc_etr_alloc_sg_buf()
758 tmc_etr_get_catu_device(struct tmc_drvdata *drvdata) in tmc_etr_get_catu_device() argument
761 struct coresight_device *tmp, *etr = drvdata->csdev; in tmc_etr_get_catu_device()
776 static inline int tmc_etr_enable_catu(struct tmc_drvdata *drvdata, in tmc_etr_enable_catu() argument
779 struct coresight_device *catu = tmc_etr_get_catu_device(drvdata); in tmc_etr_enable_catu()
[all …]
/Linux-v5.10/drivers/input/serio/
Dps2-gpio.c66 struct ps2_gpio_data *drvdata = serio->port_data; in ps2_gpio_open() local
68 enable_irq(drvdata->irq); in ps2_gpio_open()
74 struct ps2_gpio_data *drvdata = serio->port_data; in ps2_gpio_close() local
76 flush_delayed_work(&drvdata->tx_work); in ps2_gpio_close()
77 disable_irq(drvdata->irq); in ps2_gpio_close()
82 struct ps2_gpio_data *drvdata = serio->port_data; in __ps2_gpio_write() local
84 disable_irq_nosync(drvdata->irq); in __ps2_gpio_write()
85 gpiod_direction_output(drvdata->gpio_clk, 0); in __ps2_gpio_write()
87 drvdata->mode = PS2_MODE_TX; in __ps2_gpio_write()
88 drvdata->tx_byte = val; in __ps2_gpio_write()
[all …]
Dxilinx_ps2.c86 static int xps2_recv(struct xps2data *drvdata, u8 *byte) in xps2_recv() argument
92 sr = in_be32(drvdata->base_address + XPS2_STATUS_OFFSET); in xps2_recv()
94 *byte = in_be32(drvdata->base_address + XPS2_RX_DATA_OFFSET); in xps2_recv()
106 struct xps2data *drvdata = dev_id; in xps2_interrupt() local
112 intr_sr = in_be32(drvdata->base_address + XPS2_IPISR_OFFSET); in xps2_interrupt()
113 out_be32(drvdata->base_address + XPS2_IPISR_OFFSET, intr_sr); in xps2_interrupt()
117 dev_warn(drvdata->dev, "receive overrun error\n"); in xps2_interrupt()
120 drvdata->flags |= SERIO_PARITY; in xps2_interrupt()
123 drvdata->flags |= SERIO_TIMEOUT; in xps2_interrupt()
126 status = xps2_recv(drvdata, &c); in xps2_interrupt()
[all …]
Dsun4i-ps2.c97 struct sun4i_ps2data *drvdata = dev_id; in sun4i_ps2_interrupt() local
104 spin_lock(&drvdata->lock); in sun4i_ps2_interrupt()
107 intr_status = readl(drvdata->reg_base + PS2_REG_LSTS); in sun4i_ps2_interrupt()
108 fifo_status = readl(drvdata->reg_base + PS2_REG_FSTS); in sun4i_ps2_interrupt()
118 writel(rval, drvdata->reg_base + PS2_REG_LSTS); in sun4i_ps2_interrupt()
125 writel(rval, drvdata->reg_base + PS2_REG_FSTS); in sun4i_ps2_interrupt()
130 byte = readl(drvdata->reg_base + PS2_REG_DATA) & 0xff; in sun4i_ps2_interrupt()
131 serio_interrupt(drvdata->serio, byte, rxflags); in sun4i_ps2_interrupt()
134 writel(intr_status, drvdata->reg_base + PS2_REG_LSTS); in sun4i_ps2_interrupt()
135 writel(fifo_status, drvdata->reg_base + PS2_REG_FSTS); in sun4i_ps2_interrupt()
[all …]
/Linux-v5.10/drivers/video/fbdev/
Dxilinxfb.c167 static void xilinx_fb_out32(struct xilinxfb_drvdata *drvdata, u32 offset, in xilinx_fb_out32() argument
170 if (drvdata->flags & BUS_ACCESS_FLAG) { in xilinx_fb_out32()
171 if (drvdata->flags & LITTLE_ENDIAN_ACCESS) in xilinx_fb_out32()
172 iowrite32(val, drvdata->regs + (offset << 2)); in xilinx_fb_out32()
174 iowrite32be(val, drvdata->regs + (offset << 2)); in xilinx_fb_out32()
178 dcr_write(drvdata->dcr_host, offset, val); in xilinx_fb_out32()
182 static u32 xilinx_fb_in32(struct xilinxfb_drvdata *drvdata, u32 offset) in xilinx_fb_in32() argument
184 if (drvdata->flags & BUS_ACCESS_FLAG) { in xilinx_fb_in32()
185 if (drvdata->flags & LITTLE_ENDIAN_ACCESS) in xilinx_fb_in32()
186 return ioread32(drvdata->regs + (offset << 2)); in xilinx_fb_in32()
[all …]
/Linux-v5.10/drivers/char/xilinx_hwicap/
Dfifo_icap.c93 static inline void fifo_icap_fifo_write(struct hwicap_drvdata *drvdata, in fifo_icap_fifo_write() argument
96 dev_dbg(drvdata->dev, "fifo_write: %x\n", data); in fifo_icap_fifo_write()
97 out_be32(drvdata->base_address + XHI_WF_OFFSET, data); in fifo_icap_fifo_write()
106 static inline u32 fifo_icap_fifo_read(struct hwicap_drvdata *drvdata) in fifo_icap_fifo_read() argument
108 u32 data = in_be32(drvdata->base_address + XHI_RF_OFFSET); in fifo_icap_fifo_read()
109 dev_dbg(drvdata->dev, "fifo_read: %x\n", data); in fifo_icap_fifo_read()
118 static inline void fifo_icap_set_read_size(struct hwicap_drvdata *drvdata, in fifo_icap_set_read_size() argument
121 out_be32(drvdata->base_address + XHI_SZ_OFFSET, data); in fifo_icap_set_read_size()
128 static inline void fifo_icap_start_config(struct hwicap_drvdata *drvdata) in fifo_icap_start_config() argument
130 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_WRITE_MASK); in fifo_icap_start_config()
[all …]
Dxilinx_hwicap.c230 static int hwicap_command_desync(struct hwicap_drvdata *drvdata) in hwicap_command_desync() argument
238 buffer[index++] = hwicap_type_1_write(drvdata->config_regs->CMD) | 1; in hwicap_command_desync()
247 return drvdata->config->set_configuration(drvdata, in hwicap_command_desync()
264 static int hwicap_get_configuration_register(struct hwicap_drvdata *drvdata, in hwicap_get_configuration_register() argument
284 status = drvdata->config->set_configuration(drvdata, in hwicap_get_configuration_register()
290 status = drvdata->config->get_status(drvdata); in hwicap_get_configuration_register()
303 status = drvdata->config->set_configuration(drvdata, in hwicap_get_configuration_register()
311 status = drvdata->config->get_configuration(drvdata, reg_data, 1); in hwicap_get_configuration_register()
318 static int hwicap_initialize_hwicap(struct hwicap_drvdata *drvdata) in hwicap_initialize_hwicap() argument
323 dev_dbg(drvdata->dev, "initializing\n"); in hwicap_initialize_hwicap()
[all …]
/Linux-v5.10/drivers/clk/
Dclk-max9485.c74 struct max9485_driver_data *drvdata; member
91 static int max9485_update_bits(struct max9485_driver_data *drvdata, in max9485_update_bits() argument
96 drvdata->reg_value &= ~mask; in max9485_update_bits()
97 drvdata->reg_value |= value; in max9485_update_bits()
99 dev_dbg(&drvdata->client->dev, in max9485_update_bits()
101 mask, value, drvdata->reg_value); in max9485_update_bits()
103 ret = i2c_master_send(drvdata->client, in max9485_update_bits()
104 &drvdata->reg_value, in max9485_update_bits()
105 sizeof(drvdata->reg_value)); in max9485_update_bits()
114 return max9485_update_bits(clk_hw->drvdata, in max9485_clk_prepare()
[all …]
/Linux-v5.10/drivers/regulator/
Dpwm-regulator.c56 struct pwm_regulator_data *drvdata = rdev_get_drvdata(rdev); in pwm_regulator_init_state() local
61 pwm_get_state(drvdata->pwm, &pwm_state); in pwm_regulator_init_state()
65 if (dutycycle == drvdata->duty_cycle_table[i].dutycycle) { in pwm_regulator_init_state()
66 drvdata->state = i; in pwm_regulator_init_state()
74 struct pwm_regulator_data *drvdata = rdev_get_drvdata(rdev); in pwm_regulator_get_voltage_sel() local
76 if (drvdata->state < 0) in pwm_regulator_get_voltage_sel()
79 return drvdata->state; in pwm_regulator_get_voltage_sel()
85 struct pwm_regulator_data *drvdata = rdev_get_drvdata(rdev); in pwm_regulator_set_voltage_sel() local
89 pwm_init_state(drvdata->pwm, &pstate); in pwm_regulator_set_voltage_sel()
91 drvdata->duty_cycle_table[selector].dutycycle, 100); in pwm_regulator_set_voltage_sel()
[all …]
/Linux-v5.10/drivers/leds/
Dleds-lm3530.c189 static int lm3530_led_enable(struct lm3530_data *drvdata) in lm3530_led_enable() argument
193 if (drvdata->enable) in lm3530_led_enable()
196 ret = regulator_enable(drvdata->regulator); in lm3530_led_enable()
198 dev_err(drvdata->led_dev.dev, "Failed to enable vin:%d\n", ret); in lm3530_led_enable()
202 drvdata->enable = true; in lm3530_led_enable()
206 static void lm3530_led_disable(struct lm3530_data *drvdata) in lm3530_led_disable() argument
210 if (!drvdata->enable) in lm3530_led_disable()
213 ret = regulator_disable(drvdata->regulator); in lm3530_led_disable()
215 dev_err(drvdata->led_dev.dev, "Failed to disable vin:%d\n", in lm3530_led_disable()
220 drvdata->enable = false; in lm3530_led_disable()
[all …]
/Linux-v5.10/drivers/crypto/ccree/
Dcc_request_mgr.c86 void cc_req_mgr_fini(struct cc_drvdata *drvdata) in cc_req_mgr_fini() argument
88 struct cc_req_mgr_handle *req_mgr_h = drvdata->request_mgr_handle; in cc_req_mgr_fini()
89 struct device *dev = drvdata_to_dev(drvdata); in cc_req_mgr_fini()
111 drvdata->request_mgr_handle = NULL; in cc_req_mgr_fini()
114 int cc_req_mgr_init(struct cc_drvdata *drvdata) in cc_req_mgr_init() argument
117 struct device *dev = drvdata_to_dev(drvdata); in cc_req_mgr_init()
126 drvdata->request_mgr_handle = req_mgr_h; in cc_req_mgr_init()
144 (unsigned long)drvdata); in cc_req_mgr_init()
146 req_mgr_h->hw_queue_size = cc_ioread(drvdata, in cc_req_mgr_init()
176 set_queue_last_ind(drvdata, &req_mgr_h->compl_desc); in cc_req_mgr_init()
[all …]

12345678