Home
last modified time | relevance | path

Searched refs:clkctrl_offs (Results 1 – 13 of 13) sorted by relevance

/Linux-v5.10/arch/arm/mach-omap2/
Dcm33xx.c94 static u32 _clkctrl_idlest(u16 inst, u16 clkctrl_offs) in _clkctrl_idlest() argument
96 u32 v = am33xx_cm_read_reg(inst, clkctrl_offs); in _clkctrl_idlest()
110 static bool _is_module_ready(u16 inst, u16 clkctrl_offs) in _is_module_ready() argument
114 v = _clkctrl_idlest(inst, clkctrl_offs); in _is_module_ready()
229 static int am33xx_cm_wait_module_ready(u8 part, s16 inst, u16 clkctrl_offs, in am33xx_cm_wait_module_ready() argument
234 omap_test_timeout(_is_module_ready(inst, clkctrl_offs), in am33xx_cm_wait_module_ready()
252 static int am33xx_cm_wait_module_idle(u8 part, s16 inst, u16 clkctrl_offs, in am33xx_cm_wait_module_idle() argument
257 omap_test_timeout((_clkctrl_idlest(inst, clkctrl_offs) == in am33xx_cm_wait_module_idle()
274 u16 clkctrl_offs) in am33xx_cm_module_enable() argument
278 v = am33xx_cm_read_reg(inst, clkctrl_offs); in am33xx_cm_module_enable()
[all …]
Domap_hwmod_81xx_data.c178 .clkctrl_offs = DM814X_CM_ALWON_MPU_CLKCTRL,
205 .clkctrl_offs = DM816X_CM_ALWON_MPU_CLKCTRL,
247 .clkctrl_offs = DM81XX_CM_ALWON_RTC_CLKCTRL,
284 .clkctrl_offs = DM81XX_CM_ALWON_UART_0_CLKCTRL,
305 .clkctrl_offs = DM81XX_CM_ALWON_UART_1_CLKCTRL,
326 .clkctrl_offs = DM81XX_CM_ALWON_UART_2_CLKCTRL,
364 .clkctrl_offs = DM81XX_CM_ALWON_WDTIMER_CLKCTRL,
401 .clkctrl_offs = DM81XX_CM_ALWON_I2C_0_CLKCTRL,
421 .clkctrl_offs = DM81XX_CM_ALWON_I2C_1_CLKCTRL,
493 .clkctrl_offs = DM81XX_CM_ALWON_GPIO_0_CLKCTRL,
[all …]
Domap_hwmod_7xx_data.c48 .clkctrl_offs = DRA7XX_CM_EMIF_DMM_CLKCTRL_OFFSET,
69 .clkctrl_offs = DRA7XX_CM_L3INSTR_L3_INSTR_CLKCTRL_OFFSET,
83 .clkctrl_offs = DRA7XX_CM_L3MAIN1_L3_MAIN_1_CLKCTRL_OFFSET,
96 .clkctrl_offs = DRA7XX_CM_L3INSTR_L3_MAIN_2_CLKCTRL_OFFSET,
118 .clkctrl_offs = DRA7XX_CM_L4CFG_L4_CFG_CLKCTRL_OFFSET,
131 .clkctrl_offs = DRA7XX_CM_L4PER_L4_PER1_CLKCTRL_OFFSET,
144 .clkctrl_offs = DRA7XX_CM_L4PER2_L4_PER2_CLKCTRL_OFFSET,
157 .clkctrl_offs = DRA7XX_CM_L4PER3_L4_PER3_CLKCTRL_OFFSET,
170 .clkctrl_offs = DRA7XX_CM_WKUPAON_L4_WKUP_CLKCTRL_OFFSET,
193 .clkctrl_offs = DRA7XX_CM_ATL_ATL_CLKCTRL_OFFSET,
[all …]
Domap_hwmod_54xx_data.c48 .clkctrl_offs = OMAP54XX_CM_EMIF_DMM_CLKCTRL_OFFSET,
69 .clkctrl_offs = OMAP54XX_CM_L3INSTR_L3_INSTR_CLKCTRL_OFFSET,
83 .clkctrl_offs = OMAP54XX_CM_L3MAIN1_L3_MAIN_1_CLKCTRL_OFFSET,
96 .clkctrl_offs = OMAP54XX_CM_L3MAIN2_L3_MAIN_2_CLKCTRL_OFFSET,
109 .clkctrl_offs = OMAP54XX_CM_L3INSTR_L3_MAIN_3_CLKCTRL_OFFSET,
131 .clkctrl_offs = OMAP54XX_CM_L4CFG_L4_CFG_CLKCTRL_OFFSET,
144 .clkctrl_offs = OMAP54XX_CM_L4PER_L4_PER_CLKCTRL_OFFSET,
157 .clkctrl_offs = OMAP54XX_CM_WKUPAON_L4_WKUP_CLKCTRL_OFFSET,
206 .clkctrl_offs = OMAP54XX_CM_EMIF_EMIF1_CLKCTRL_OFFSET,
222 .clkctrl_offs = OMAP54XX_CM_EMIF_EMIF2_CLKCTRL_OFFSET,
[all …]
Dcm.h61 void (*module_enable)(u8 mode, u8 part, u16 inst, u16 clkctrl_offs);
62 void (*module_disable)(u8 part, u16 inst, u16 clkctrl_offs);
63 u32 (*xlate_clkctrl)(u8 part, u16 inst, u16 clkctrl_offs);
72 int omap_cm_module_enable(u8 mode, u8 part, u16 inst, u16 clkctrl_offs);
73 int omap_cm_module_disable(u8 part, u16 inst, u16 clkctrl_offs);
74 u32 omap_cm_xlate_clkctrl(u8 part, u16 inst, u16 clkctrl_offs);
Domap_hwmod_33xx_data.c39 .clkctrl_offs = AM33XX_CM_PER_EMIF_CLKCTRL_OFFSET,
54 .clkctrl_offs = AM33XX_CM_PER_L4HS_CLKCTRL_OFFSET,
74 .clkctrl_offs = AM33XX_CM_WKUP_WKUP_M3_CLKCTRL_OFFSET,
112 .clkctrl_offs = AM33XX_CM_CEFUSE_CEFUSE_CLKCTRL_OFFSET,
132 .clkctrl_offs = AM33XX_CM_PER_CLKDIV32K_CLKCTRL_OFFSET,
150 .clkctrl_offs = AM33XX_CM_PER_OCPWP_CLKCTRL_OFFSET,
177 .clkctrl_offs = AM33XX_CM_WKUP_DEBUGSS_CLKCTRL_OFFSET,
193 .clkctrl_offs = AM33XX_CM_WKUP_CONTROL_CLKCTRL_OFFSET,
Dcminst44xx.c85 static u32 _clkctrl_idlest(u8 part, u16 inst, u16 clkctrl_offs) in _clkctrl_idlest() argument
87 u32 v = omap4_cminst_read_inst_reg(part, inst, clkctrl_offs); in _clkctrl_idlest()
102 static bool _is_module_ready(u8 part, u16 inst, u16 clkctrl_offs) in _is_module_ready() argument
106 v = _clkctrl_idlest(part, inst, clkctrl_offs); in _is_module_ready()
274 static int omap4_cminst_wait_module_ready(u8 part, s16 inst, u16 clkctrl_offs, in omap4_cminst_wait_module_ready() argument
279 omap_test_timeout(_is_module_ready(part, inst, clkctrl_offs), in omap4_cminst_wait_module_ready()
297 static int omap4_cminst_wait_module_idle(u8 part, s16 inst, u16 clkctrl_offs, in omap4_cminst_wait_module_idle() argument
302 omap_test_timeout((_clkctrl_idlest(part, inst, clkctrl_offs) == in omap4_cminst_wait_module_idle()
319 u16 clkctrl_offs) in omap4_cminst_module_enable() argument
323 v = omap4_cminst_read_inst_reg(part, inst, clkctrl_offs); in omap4_cminst_module_enable()
[all …]
Domap_hwmod_44xx_data.c51 .clkctrl_offs = OMAP4_CM_MEMIF_DMM_CLKCTRL_OFFSET,
72 .clkctrl_offs = OMAP4_CM_L3INSTR_L3_INSTR_CLKCTRL_OFFSET,
86 .clkctrl_offs = OMAP4_CM_L3_1_L3_1_CLKCTRL_OFFSET,
99 .clkctrl_offs = OMAP4_CM_L3_2_L3_2_CLKCTRL_OFFSET,
112 .clkctrl_offs = OMAP4_CM_L3INSTR_L3_3_CLKCTRL_OFFSET,
134 .clkctrl_offs = OMAP4_CM_L4CFG_L4_CFG_CLKCTRL_OFFSET,
147 .clkctrl_offs = OMAP4_CM_L4PER_L4PER_CLKCTRL_OFFSET,
160 .clkctrl_offs = OMAP4_CM_WKUP_L4WKUP_CLKCTRL_OFFSET,
201 .clkctrl_offs = OMAP4_CM_L3INSTR_OCP_WP1_CLKCTRL_OFFSET,
304 .clkctrl_offs = OMAP4_CM_EMU_DEBUGSS_CLKCTRL_OFFSET,
[all …]
Dcm_common.c144 int omap_cm_module_enable(u8 mode, u8 part, u16 inst, u16 clkctrl_offs) in omap_cm_module_enable() argument
152 cm_ll_data->module_enable(mode, part, inst, clkctrl_offs); in omap_cm_module_enable()
166 int omap_cm_module_disable(u8 part, u16 inst, u16 clkctrl_offs) in omap_cm_module_disable() argument
174 cm_ll_data->module_disable(part, inst, clkctrl_offs); in omap_cm_module_disable()
178 u32 omap_cm_xlate_clkctrl(u8 part, u16 inst, u16 clkctrl_offs) in omap_cm_xlate_clkctrl() argument
185 return cm_ll_data->xlate_clkctrl(part, inst, clkctrl_offs); in omap_cm_xlate_clkctrl()
Domap_hwmod_43xx_data.c31 .clkctrl_offs = AM43XX_CM_PER_EMIF_CLKCTRL_OFFSET,
45 .clkctrl_offs = AM43XX_CM_PER_L4HS_CLKCTRL_OFFSET,
64 .clkctrl_offs = AM43XX_CM_WKUP_WKUP_M3_CLKCTRL_OFFSET,
82 .clkctrl_offs = AM43XX_CM_WKUP_CONTROL_CLKCTRL_OFFSET,
Domap_hwmod_33xx_43xx_ipblock_data.c26 #define CLKCTRL(oh, clkctrl) ((oh).prcm.omap4.clkctrl_offs = (clkctrl))
Domap_hwmod.c766 oh->prcm.omap4.clkctrl_offs); in _omap4_xlate_clkctrl()
1016 if (oh->prcm.omap4.clkctrl_offs) in _omap4_has_clkctrl_clock()
1019 if (!oh->prcm.omap4.clkctrl_offs && in _omap4_has_clkctrl_clock()
1074 oh->clkdm->cm_inst, oh->prcm.omap4.clkctrl_offs); in _omap4_enable_module()
1105 oh->prcm.omap4.clkctrl_offs, 0); in _omap4_wait_target_disable()
1664 oh->prcm.omap4.clkctrl_offs); in _omap4_disable_module()
2741 oh->prcm.omap4.clkctrl_offs, 0); in _omap4_wait_target_ready()
Domap_hwmod.h377 u16 clkctrl_offs; member