Searched refs:clk_post (Results 1 – 7 of 7) sorted by relevance
/Linux-v5.10/drivers/phy/ |
D | phy-core-mipi-dphy.c | 40 cfg->clk_post = 60000 + 52 * ui; in phy_mipi_dphy_get_default_config() 99 if (cfg->clk_post < (60000 + 52 * ui)) in phy_mipi_dphy_config_validate()
|
/Linux-v5.10/include/linux/phy/ |
D | phy-mipi-dphy.h | 36 unsigned int clk_post; member
|
/Linux-v5.10/drivers/gpu/drm/msm/dsi/phy/ |
D | dsi_phy.c | 112 timing->shared_timings.clk_post = linear_inter(tmax, tmin, pcnt2, 0, in msm_dsi_dphy_timing_calc() 134 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc() 224 timing->shared_timings.clk_post = in msm_dsi_dphy_timing_calc_v2() 248 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc_v2() 332 timing->shared_timings.clk_post = in msm_dsi_dphy_timing_calc_v3() 356 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc_v3() 443 timing->shared_timings.clk_post = linear_inter(tmax, tmin, 5, 0, false); in msm_dsi_dphy_timing_calc_v4() 456 timing->shared_timings.clk_pre, timing->shared_timings.clk_post, in msm_dsi_dphy_timing_calc_v4()
|
D | dsi_phy_7nm.c | 191 timing->shared_timings.clk_post); in dsi_7nm_phy_enable()
|
/Linux-v5.10/drivers/phy/rockchip/ |
D | phy-rockchip-inno-dsidphy.c | 313 u32 hs_exit, clk_post, clk_pre, wakeup, lpx, ta_go, ta_sure, ta_wait; in inno_dsidphy_mipi_mode_enable() local 362 clk_post = DIV_ROUND_UP(cfg->clk_post, t_txbyteclkhs); in inno_dsidphy_mipi_mode_enable() 426 T_CLK_POST_CNT(clk_post)); in inno_dsidphy_mipi_mode_enable()
|
/Linux-v5.10/drivers/gpu/drm/msm/dsi/ |
D | dsi.h | 204 u32 clk_post; member
|
D | dsi_host.c | 901 data = DSI_CLKOUT_TIMING_CTRL_T_CLK_POST(phy_shared_timings->clk_post) | in dsi_ctrl_config()
|