Home
last modified time | relevance | path

Searched refs:clk_mgr_base_addr (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.10/drivers/clk/socfpga/
Dclk-gate.c36 l4_src = readl(clk_mgr_base_addr + CLKMGR_L4SRC); in socfpga_clk_get_parent()
40 l4_src = readl(clk_mgr_base_addr + CLKMGR_L4SRC); in socfpga_clk_get_parent()
44 perpll_src = readl(clk_mgr_base_addr + CLKMGR_PERPLL_SRC); in socfpga_clk_get_parent()
62 src_reg = readl(clk_mgr_base_addr + CLKMGR_L4SRC); in socfpga_clk_set_parent()
65 writel(src_reg, clk_mgr_base_addr + CLKMGR_L4SRC); in socfpga_clk_set_parent()
67 src_reg = readl(clk_mgr_base_addr + CLKMGR_L4SRC); in socfpga_clk_set_parent()
70 writel(src_reg, clk_mgr_base_addr + CLKMGR_L4SRC); in socfpga_clk_set_parent()
72 src_reg = readl(clk_mgr_base_addr + CLKMGR_PERPLL_SRC); in socfpga_clk_set_parent()
84 writel(src_reg, clk_mgr_base_addr + CLKMGR_PERPLL_SRC); in socfpga_clk_set_parent()
198 socfpga_clk->hw.reg = clk_mgr_base_addr + clk_gate[0]; in socfpga_gate_init()
[all …]
Dclk-pll.c36 void __iomem *clk_mgr_base_addr; variable
47 bypass = readl(clk_mgr_base_addr + CLKMGR_BYPASS); in clk_pll_recalc_rate()
92 clk_mgr_base_addr = of_iomap(clkmgr_np, 0); in __socfpga_pll_init()
94 BUG_ON(!clk_mgr_base_addr); in __socfpga_pll_init()
95 pll_clk->hw.reg = clk_mgr_base_addr + reg; in __socfpga_pll_init()
Dclk-periph.c41 clk_src = readl(clk_mgr_base_addr + CLKMGR_DBCTRL); in clk_periclk_get_parent()
69 periph_clk->hw.reg = clk_mgr_base_addr + reg; in __socfpga_periph_init()
73 periph_clk->div_reg = clk_mgr_base_addr + div_reg[0]; in __socfpga_periph_init()
Dclk.h29 extern void __iomem *clk_mgr_base_addr;