Home
last modified time | relevance | path

Searched refs:_addr (Results 1 – 25 of 45) sorted by relevance

12

/Linux-v5.10/drivers/staging/iio/meter/
Dmeter.h9 #define IIO_DEV_ATTR_CURRENT_A_OFFSET(_mode, _show, _store, _addr) \ argument
10 IIO_DEVICE_ATTR(current_a_offset, _mode, _show, _store, _addr)
12 #define IIO_DEV_ATTR_CURRENT_B_OFFSET(_mode, _show, _store, _addr) \ argument
13 IIO_DEVICE_ATTR(current_b_offset, _mode, _show, _store, _addr)
15 #define IIO_DEV_ATTR_CURRENT_C_OFFSET(_mode, _show, _store, _addr) \ argument
16 IIO_DEVICE_ATTR(current_c_offset, _mode, _show, _store, _addr)
18 #define IIO_DEV_ATTR_VOLT_A_OFFSET(_mode, _show, _store, _addr) \ argument
19 IIO_DEVICE_ATTR(volt_a_offset, _mode, _show, _store, _addr)
21 #define IIO_DEV_ATTR_VOLT_B_OFFSET(_mode, _show, _store, _addr) \ argument
22 IIO_DEVICE_ATTR(volt_b_offset, _mode, _show, _store, _addr)
[all …]
/Linux-v5.10/drivers/staging/iio/frequency/
Ddds.h14 #define IIO_DEV_ATTR_FREQ(_channel, _num, _mode, _show, _store, _addr) \ argument
16 _mode, _show, _store, _addr)
29 #define IIO_DEV_ATTR_FREQSYMBOL(_channel, _mode, _show, _store, _addr) \ argument
31 _mode, _show, _store, _addr)
37 #define IIO_DEV_ATTR_PHASE(_channel, _num, _mode, _show, _store, _addr) \ argument
39 _mode, _show, _store, _addr)
52 #define IIO_DEV_ATTR_PHASESYMBOL(_channel, _mode, _show, _store, _addr) \ argument
54 _mode, _show, _store, _addr)
60 #define IIO_DEV_ATTR_PINCONTROL_EN(_channel, _mode, _show, _store, _addr)\ argument
62 _mode, _show, _store, _addr)
[all …]
/Linux-v5.10/include/linux/iio/
Dsysfs.h51 #define IIO_ATTR(_name, _mode, _show, _store, _addr) \ argument
53 .address = _addr }
55 #define IIO_ATTR_RO(_name, _addr) \ argument
57 .address = _addr }
59 #define IIO_ATTR_WO(_name, _addr) \ argument
61 .address = _addr }
63 #define IIO_ATTR_RW(_name, _addr) \ argument
65 .address = _addr }
67 #define IIO_DEVICE_ATTR(_name, _mode, _show, _store, _addr) \ argument
69 = IIO_ATTR(_name, _mode, _show, _store, _addr)
[all …]
/Linux-v5.10/drivers/gpu/drm/nouveau/include/nvkm/core/
Dmemory.h76 u32 _addr = (a), _data = nvkm_ro32((o), _addr); \
77 nvkm_wo32((o), _addr, (_data & ~(m)) | (d)); \
88 u32 _addr = (a), _size = (s) >> 2, *_data = (void *)(p); \
90 *(_data++) = nvkm_ro32((o), _addr); \
91 _addr += 4; \
96 u32 _addr = (a), _size = (s) >> 2, *_data = (void *)(p); \
98 nvkm_wo32((o), _addr, *(_data++)); \
99 _addr += 4; \
Ddevice.h267 u32 _addr = (a), _temp = nvkm_rd32(_device, _addr); \
268 nvkm_wr32(_device, _addr, (_temp & ~(m)) | (v)); \
/Linux-v5.10/include/soc/fsl/qe/
Dqe.h259 #define qe_setbits_be32(_addr, _v) qe_iowrite32be(qe_ioread32be(_addr) | (_v), (_addr)) argument
260 #define qe_clrbits_be32(_addr, _v) qe_iowrite32be(qe_ioread32be(_addr) & ~(_v), (_addr)) argument
262 #define qe_setbits_be16(_addr, _v) qe_iowrite16be(qe_ioread16be(_addr) | (_v), (_addr)) argument
263 #define qe_clrbits_be16(_addr, _v) qe_iowrite16be(qe_ioread16be(_addr) & ~(_v), (_addr)) argument
265 #define qe_setbits_8(_addr, _v) qe_iowrite8(qe_ioread8(_addr) | (_v), (_addr)) argument
266 #define qe_clrbits_8(_addr, _v) qe_iowrite8(qe_ioread8(_addr) & ~(_v), (_addr)) argument
/Linux-v5.10/arch/x86/kernel/
Didt.c19 #define G(_vector, _addr, _ist, _type, _dpl, _segment) \ argument
26 .addr = _addr, \
31 #define INTG(_vector, _addr) \ argument
32 G(_vector, _addr, DEFAULT_STACK, GATE_INTERRUPT, DPL0, __KERNEL_CS)
35 #define SYSG(_vector, _addr) \ argument
36 G(_vector, _addr, DEFAULT_STACK, GATE_INTERRUPT, DPL3, __KERNEL_CS)
42 #define ISTG(_vector, _addr, _ist) \ argument
43 G(_vector, _addr, _ist + 1, GATE_INTERRUPT, DPL0, __KERNEL_CS)
/Linux-v5.10/net/ipv6/netfilter/
Dip6t_rt.c45 struct in6_addr _addr; in rt_mt6() local
132 + temp * sizeof(_addr), in rt_mt6()
133 sizeof(_addr), in rt_mt6()
134 &_addr); in rt_mt6()
165 + temp * sizeof(_addr), in rt_mt6()
166 sizeof(_addr), in rt_mt6()
167 &_addr); in rt_mt6()
/Linux-v5.10/arch/ia64/include/asm/
Dcacheflush.h27 unsigned long _addr = (unsigned long) page_address(page) + ((user_addr) & ~PAGE_MASK); \
28 flush_icache_range(_addr, _addr + (len)); \
/Linux-v5.10/arch/powerpc/include/asm/
Dio.h826 #define setbits32(_addr, _v) out_be32((_addr), in_be32(_addr) | (_v)) argument
827 #define clrbits32(_addr, _v) out_be32((_addr), in_be32(_addr) & ~(_v)) argument
829 #define setbits16(_addr, _v) out_be16((_addr), in_be16(_addr) | (_v)) argument
830 #define clrbits16(_addr, _v) out_be16((_addr), in_be16(_addr) & ~(_v)) argument
832 #define setbits8(_addr, _v) out_8((_addr), in_8(_addr) | (_v)) argument
833 #define clrbits8(_addr, _v) out_8((_addr), in_8(_addr) & ~(_v)) argument
/Linux-v5.10/arch/m68k/include/asm/
Draw_io.h83 ({u8 __maybe_unused __w, __v = (b); u32 _addr = ((u32) (addr)); \
84 __w = ((*(__force volatile u8 *) ((_addr | 0x10000) + (__v<<1)))); })
86 ({u16 __maybe_unused __w, __v = (w); u32 _addr = ((u32) (addr)); \
87 __w = ((*(__force volatile u16 *) ((_addr & 0xFFFF0000UL) + ((__v & 0xFF)<<1)))); \
88 __w = ((*(__force volatile u16 *) ((_addr | 0x10000) + ((__v >> 8)<<1)))); })
90 ({u16 __maybe_unused __w, __v = (w); u32 _addr = ((u32) (addr)); \
91 __w = ((*(__force volatile u16 *) ((_addr & 0xFFFF0000UL) + ((__v >> 8)<<1)))); \
92 __w = ((*(__force volatile u16 *) ((_addr | 0x10000) + ((__v & 0xFF)<<1)))); })
/Linux-v5.10/drivers/iio/adc/
Dltc2497-core.c107 #define LTC2497_CHAN(_chan, _addr, _ds_name) { \ argument
111 .address = (_addr | (_chan / 2) | ((_chan & 1) ? LTC2497_SIGN : 0)), \
117 #define LTC2497_CHAN_DIFF(_chan, _addr) { \ argument
120 .channel = (_chan) * 2 + ((_addr) & LTC2497_SIGN ? 1 : 0), \
121 .channel2 = (_chan) * 2 + ((_addr) & LTC2497_SIGN ? 0 : 1),\
122 .address = (_addr | _chan), \
Dti-ads1015.c137 #define ADS1015_V_CHAN(_chan, _addr) { \ argument
140 .address = _addr, \
145 .scan_index = _addr, \
158 #define ADS1015_V_DIFF_CHAN(_chan, _chan2, _addr) { \ argument
162 .address = _addr, \
168 .scan_index = _addr, \
181 #define ADS1115_V_CHAN(_chan, _addr) { \ argument
184 .address = _addr, \
189 .scan_index = _addr, \
201 #define ADS1115_V_DIFF_CHAN(_chan, _chan2, _addr) { \ argument
[all …]
Dxilinx-xadc-core.c1004 #define XADC_CHAN_TEMP(_chan, _scan_index, _addr) { \ argument
1008 .address = (_addr), \
1025 #define XADC_CHAN_VOLTAGE(_chan, _scan_index, _addr, _ext, _alarm) { \ argument
1029 .address = (_addr), \
1037 .sign = ((_addr) == XADC_REG_VREFN) ? 's' : 'u', \
/Linux-v5.10/drivers/iio/pressure/
Dzpa2326_i2c.c33 #define ZPA2326_SA0(_addr) (_addr & BIT(0)) in zpa2326_i2c_hwid() argument
/Linux-v5.10/drivers/gpu/drm/nouveau/include/nvif/
Dobject.h67 u32 _addr = (b), _data = nvif_rd32(__object, _addr); \
68 nvif_wr32(__object, _addr, (_data & ~(c)) | (d)); \
/Linux-v5.10/drivers/net/ethernet/brocade/bna/
Dbna.h29 #define BNA_SET_DMA_ADDR(_addr, _bna_dma_addr) \ argument
32 cpu_to_be64((u64)(_addr)); \
41 #define BNA_GET_DMA_ADDR(_bna_dma_addr, _addr) \ argument
43 (_addr) = ((((u64)ntohl((_bna_dma_addr)->msb))) << 32) \
/Linux-v5.10/include/uapi/asm-generic/
Dsiginfo.h65 void __user *_addr; /* faulting insn/memory ref. */ member
150 #define si_addr _sifields._sigfault._addr
/Linux-v5.10/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/
Dvmm.h289 u64 _addr = ((BASE) + MAP->off); \
301 FILL(VMM, PT, PTEI, _ptes, MAP, _addr); \
339 const u64 _addr = (m)->addr + _pteo; \
340 VMM_SPAM((v), " %010llx %016llx%016llx"f, _addr, (hi), (lo), ##a); \
/Linux-v5.10/drivers/iio/light/
Dcm3323.c52 #define CM3323_COLOR_CHANNEL(_color, _addr) { \ argument
58 .address = _addr, \
Dtcs3414.c59 #define TCS3414_CHANNEL(_color, _si, _addr) { \ argument
66 .address = _addr, \
/Linux-v5.10/arch/s390/boot/
Dipl_parm.c28 register unsigned long _addr asm("0") = (unsigned long)addr; in __diag308()
43 [addr] "+d" (_addr), "+d" (_rc) in __diag308()
/Linux-v5.10/arch/arm/lib/
Duaccess_with_memcpy.c23 pin_page_for_write(const void __user *_addr, pte_t **ptep, spinlock_t **ptlp) in pin_page_for_write() argument
25 unsigned long addr = (unsigned long)_addr; in pin_page_for_write()
/Linux-v5.10/drivers/iio/chemical/
Dpms7003.c172 #define PMS7003_CHAN(_index, _mod, _addr) { \ argument
176 .address = _addr, \
/Linux-v5.10/drivers/iio/accel/
Dmxc4005.c269 #define MXC4005_CHANNEL(_axis, _addr) { \ argument
273 .address = _addr, \

12