| /Linux-v5.10/drivers/net/wireless/ralink/rt2x00/ |
| D | rt2x00reg.h | 206 #define FIELD_CHECK(__mask, __type) \ argument
207 BUILD_BUG_ON(!(__mask) || \
208 !is_valid_mask(__mask) || \
209 (__mask) != (__type)(__mask)) \
211 #define FIELD8(__mask) \ argument
213 FIELD_CHECK(__mask, u8); \
215 compile_ffs8(__mask), (__mask) \
219 #define FIELD16(__mask) \ argument
221 FIELD_CHECK(__mask, u16); \
223 compile_ffs16(__mask), (__mask) \
[all …]
|
| /Linux-v5.10/arch/s390/include/asm/ |
| D | irqflags.h | 17 unsigned long __mask; \
20 : "=Q" (__mask) : "i" (__or) : "memory"); \
21 __mask; \
27 unsigned long __mask; \
30 : "=Q" (__mask) : "i" (__and) : "memory"); \
31 __mask; \
|
| /Linux-v5.10/drivers/pinctrl/spear/ |
| D | pinctrl-spear.h | 60 #define DEFINE_MUXREG(__pins, __muxreg, __mask, __ste) \ argument
64 .mask = __mask, \
65 .val = __ste ? __mask : 0, \
69 #define DEFINE_2_MUXREG(__pins, __muxreg1, __muxreg2, __mask, __ste1, __ste2) \ argument
73 .mask = __mask, \
74 .val = __ste1 ? __mask : 0, \
77 .mask = __mask, \
78 .val = __ste2 ? __mask : 0, \
|
| /Linux-v5.10/arch/riscv/include/asm/ |
| D | bitops.h | 39 unsigned long __res, __mask; \
40 __mask = BIT_MASK(nr); \
44 : "r" (mod(__mask)) \
46 ((__res & __mask) != 0); \
|
| /Linux-v5.10/drivers/gpu/drm/i2c/ |
| D | ch7006_priv.h | 142 #define __mask(src, bitfield) \ macro
144 #define mask(bitfield) __mask(bitfield)
147 (((x) >> (src) << (0 ? bitfield)) & __mask(src, bitfield))
155 ((x & __mask(src, bitfield)) >> (0 ? bitfield) << (src))
|
| /Linux-v5.10/drivers/net/ethernet/smsc/ |
| D | smc911x.h | 717 int __mask; \
719 __mask = SMC_GET_FIFO_INT((lp)) & ~(0xFF<<24); \
720 SMC_SET_FIFO_INT( (lp), __mask | (x)<<24 ); \
726 int __mask; \
728 __mask = SMC_GET_FIFO_INT((lp)) & ~(0xFF<<16); \
729 SMC_SET_FIFO_INT( (lp), __mask | (((x) & 0xFF)<<16)); \
735 int __mask; \
737 __mask = SMC_GET_FIFO_INT((lp)) & ~(0xFF<<8); \
738 SMC_SET_FIFO_INT( (lp), __mask | (((x) & 0xFF)<<8)); \
744 int __mask; \
[all …]
|
| D | smc911x.c | 146 unsigned int __mask; \
147 __mask = SMC_GET_INT_EN((lp)); \
148 __mask |= (x); \
149 SMC_SET_INT_EN((lp), __mask); \
154 unsigned int __mask; \
155 __mask = SMC_GET_INT_EN((lp)); \
156 __mask &= ~(x); \
157 SMC_SET_INT_EN((lp), __mask); \
|
| D | smc91x.h | 907 int __mask; \
909 __mask = SMC_inw(ioaddr, INT_REG(lp)) & ~0xff; \
910 SMC_outw(lp, __mask | (x), ioaddr, INT_REG(lp)); \
|
| /Linux-v5.10/arch/x86/include/asm/ |
| D | paravirt_types.h | 482 ({ unsigned long __mask = ~0UL; \
484 case 1: __mask = 0xffUL; break; \
485 case 2: __mask = 0xffffUL; break; \
486 case 4: __mask = 0xffffffffUL; break; \
489 __mask; \
|
| /Linux-v5.10/drivers/gpu/drm/i915/display/ |
| D | intel_display.h | 190 #define for_each_dbuf_slice_in_mask(__slice, __mask) \ argument
192 for_each_if((BIT(__slice)) & (__mask))
326 #define for_each_pipe_masked(__dev_priv, __p, __mask) \ argument
328 for_each_if((__mask) & BIT(__p))
334 #define for_each_cpu_transcoder_masked(__dev_priv, __t, __mask) \ argument
336 for_each_if ((__mask) & BIT(__t))
|
| /Linux-v5.10/drivers/net/ethernet/broadcom/bnx2x/ |
| D | bnx2x.h | 97 #define DP(__mask, fmt, ...) \ argument
99 if (unlikely(bp->msg_enable & (__mask))) \
103 #define DP_AND(__mask, fmt, ...) \ argument
105 if (unlikely((bp->msg_enable & (__mask)) == __mask)) \
109 #define DP_CONT(__mask, fmt, ...) \ argument
111 if (unlikely(bp->msg_enable & (__mask))) \
|
| /Linux-v5.10/drivers/s390/cio/ |
| D | qdio_main.c | 57 register unsigned long __mask asm ("2") = mask; in do_siga_input()
65 : "d" (__fc), "d" (__schid), "d" (__mask) : "cc"); in do_siga_input()
86 register unsigned long __mask asm("2") = mask; in do_siga_output()
95 : "d" (__schid), "d" (__mask) in do_siga_output()
|
| /Linux-v5.10/drivers/mmc/core/ |
| D | sd.c | 58 const u32 __mask = (__size < 32 ? 1 << __size : 0) - 1; \
66 __res & __mask; \
|
| D | mmc.c | 54 const u32 __mask = (__size < 32 ? 1 << __size : 0) - 1; \
62 __res & __mask; \
|
| /Linux-v5.10/drivers/gpu/drm/i915/ |
| D | i915_reg.h | 162 #define REG_FIELD_PREP(__mask, __val) \ argument
163 ((u32)((((typeof(__mask))(__val) << __bf_shf(__mask)) & (__mask)) + \
164 BUILD_BUG_ON_ZERO(!__is_constexpr(__mask)) + \
165 BUILD_BUG_ON_ZERO((__mask) == 0 || (__mask) > U32_MAX) + \
166 BUILD_BUG_ON_ZERO(!IS_POWER_OF_2((__mask) + (1ULL << __bf_shf(__mask)))) + \
167 …D_BUG_ON_ZERO(__builtin_choose_expr(__is_constexpr(__val), (~((__mask) >> __bf_shf(__mask)) & (__v…
179 #define REG_FIELD_GET(__mask, __val) ((u32)FIELD_GET(__mask, __val)) argument
|
