Searched refs:X86_CONFIG (Results 1 – 4 of 4) sorted by relevance
/Linux-v5.10/arch/x86/kernel/cpu/resctrl/ |
D | pseudo_lock.c | 1063 perf_miss_attr.config = X86_CONFIG(.event = 0xd1, in measure_l2_residency() 1065 perf_hit_attr.config = X86_CONFIG(.event = 0xd1, in measure_l2_residency() 1102 perf_hit_attr.config = X86_CONFIG(.event = 0x2e, in measure_l3_residency() 1104 perf_miss_attr.config = X86_CONFIG(.event = 0x2e, in measure_l3_residency()
|
/Linux-v5.10/arch/x86/events/zhaoxin/ |
D | core.c | 564 X86_CONFIG(.event = 0x01, .umask = 0x01, .inv = 0x01, .cmask = 0x01); in zhaoxin_pmu_init() 567 X86_CONFIG(.event = 0x0f, .umask = 0x04, .inv = 0, .cmask = 0); in zhaoxin_pmu_init()
|
/Linux-v5.10/arch/x86/events/intel/ |
D | core.c | 3429 u64 alt_config = X86_CONFIG(.event=0xc0, .inv=1, .cmask=16); in intel_pebs_aliases_core2() 3457 u64 alt_config = X86_CONFIG(.event=0xc2, .umask=0x01, .inv=1, .cmask=16); in intel_pebs_aliases_snb() 3481 u64 alt_config = X86_CONFIG(.event=0xc0, .umask=0x01, .inv=1, .cmask=16); in intel_pebs_aliases_precdist() 3929 X86_CONFIG(.event=0xc0, .umask=0x01)) { in bdw_limit_period() 5043 X86_CONFIG(.event=0x0e, .umask=0x01, .inv=1, .cmask=1); in intel_pmu_init() 5046 X86_CONFIG(.event=0xb1, .umask=0x3f, .inv=1, .cmask=1); in intel_pmu_init() 5201 X86_CONFIG(.event=0x0e, .umask=0x01, .inv=1, .cmask=1); in intel_pmu_init() 5204 X86_CONFIG(.event=0xb1, .umask=0x3f, .inv=1, .cmask=1); in intel_pmu_init() 5241 X86_CONFIG(.event=0x0e, .umask=0x01, .inv=1, .cmask=1); in intel_pmu_init() 5244 X86_CONFIG(.event=0xb1, .umask=0x01, .inv=1, .cmask=1); in intel_pmu_init() [all …]
|
/Linux-v5.10/arch/x86/events/ |
D | perf_event.h | 619 #define X86_CONFIG(args...) ((union x86_pmu_config){.bits = {args}}).value macro
|