Home
last modified time | relevance | path

Searched refs:VSYNC (Results 1 – 25 of 36) sorted by relevance

12

/Linux-v5.10/drivers/gpu/drm/nouveau/dispnv50/
Ddac507d.c38 sync |= NVVAL(NV507D, DAC_SET_POLARITY, VSYNC, asyh->or.nvsync); in dac507d_ctrl()
/Linux-v5.10/Documentation/devicetree/bindings/media/i2c/
Dtvp514x.txt19 - vsync-active: VSYNC Polarity configuration for endpoint.
Dtvp7002.txt13 - vsync-active: VSYNC Polarity configuration for the bus. Default value when
Dov7670.txt14 - vsync-active: active state of the VSYNC signal, 0/1 for LOW/HIGH respectively.
Dst,st-mipid02.txt47 - vsync-active: active state of the VSYNC signal, 0/1 for LOW/HIGH respectively.
Dov5640.txt39 - vsync-active: active state of the VSYNC signal, 0/1 for LOW/HIGH respectively.
Dtvp5150.txt45 - vsync-active: Active state of the VSYNC signal. Must be <1> (HIGH).
/Linux-v5.10/drivers/video/fbdev/i810/
Di810_regs.h153 #define VSYNC 0x60014 macro
/Linux-v5.10/Documentation/fb/
Dpxafb.rst45 vsynclen:VSYNC == LCCR2_VSW + 1
65 hsync:HSYNC, vsync:VSYNC
Dmatroxfb.rst265 upper:X top boundary: lines between end of VSYNC pulse and start of first
267 lower:X bottom boundary: lines between end of picture and start of VSYNC
269 vslen:X length of VSYNC pulse, in lines. Default is derived from `vesa`
279 sync:X sync. pulse - bit 0 inverts HSYNC polarity, bit 1 VSYNC polarity.
/Linux-v5.10/Documentation/devicetree/bindings/display/exynos/
Dexynos7-decon.txt13 order: FIFO Level, VSYNC, LCD_SYSTEM. The interrupt specifier
Dexynos_dp.txt38 VSYNC polarity configuration.
Dsamsung-fimd.txt20 order: FIFO Level, VSYNC, LCD_SYSTEM. The interrupt specifier
/Linux-v5.10/include/video/
Dsstfb.h162 #define VSYNC 0x0224 macro
/Linux-v5.10/Documentation/devicetree/bindings/media/
Dvideo-interfaces.txt478 - vsync-active: active state of the VSYNC signal, 0/1 for LOW/HIGH respectively.
479 Note, that if HSYNC and VSYNC polarities are not specified, embedded
481 - data-active: similar to HSYNC and VSYNC, specifies data line polarity.
482 - data-enable-active: similar to HSYNC and VSYNC, specifies the data enable
/Linux-v5.10/arch/arm/boot/dts/
Dam437x-sbc-t43.dts59 AM4372_IOPAD(0x8e0, PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS VSYNC */
Dimx53-qsb-common.dtsi295 /* VGA_HSYNC, VSYNC with max drive strength */
Dimx6ul-tx6ul-mainboard.dts206 MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC 0x10 /* VSYNC */
Dimx6ul-tx6ul.dtsi624 MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC 0x10 /* VSYNC */
657 MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC 0x10 /* VSYNC */
Dimx6qdl-kontron-samx6i.dtsi589 MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x100f1 /* VSYNC */
/Linux-v5.10/Documentation/userspace-api/media/drivers/
Dimx-uapi.rst94 Input capture requires hardware support. A VSYNC signal must be routed
/Linux-v5.10/drivers/video/fbdev/omap2/omapfb/dss/
Ddispc-compat.c81 PIS(VSYNC); in dispc_dump_irqs()
/Linux-v5.10/drivers/gpu/drm/i2c/
Dch7006_mode.c123 DRM_MODE_FLAG_##vsynp##VSYNC, \
/Linux-v5.10/drivers/gpu/drm/i915/display/
Dintel_crt.c696 vsync_reg = VSYNC(pipe); in intel_crt_load_detect()
/Linux-v5.10/drivers/gpu/drm/i915/gvt/
Dhandlers.c2153 MMIO_D(VSYNC(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2163 MMIO_D(VSYNC(TRANSCODER_B), D_ALL); in init_generic_mmio_info()
2173 MMIO_D(VSYNC(TRANSCODER_C), D_ALL); in init_generic_mmio_info()
2183 MMIO_D(VSYNC(TRANSCODER_EDP), D_ALL); in init_generic_mmio_info()

12