Home
last modified time | relevance | path

Searched refs:SOR_LANE_SEQ_CTL (Results 1 – 2 of 2) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/tegra/
Dsor.h156 #define SOR_LANE_SEQ_CTL 0x21 macro
Dsor.c676 tegra_sor_writel(sor, value, SOR_LANE_SEQ_CTL); in tegra_sor_power_up_lanes()
681 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL); in tegra_sor_power_up_lanes()
708 tegra_sor_writel(sor, value, SOR_LANE_SEQ_CTL); in tegra_sor_power_down_lanes()
713 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL); in tegra_sor_power_down_lanes()
1565 DEBUGFS_REG32(SOR_LANE_SEQ_CTL),
2320 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL); in tegra_sor_hdmi_enable()
2329 tegra_sor_writel(sor, value, SOR_LANE_SEQ_CTL); in tegra_sor_hdmi_enable()
2332 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL); in tegra_sor_hdmi_enable()