Home
last modified time | relevance | path

Searched refs:PIPE_CONTROL_QW_WRITE (Results 1 – 5 of 5) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/i915/gt/
Dgen6_engine_cs.c78 *cs++ = PIPE_CONTROL_QW_WRITE; in gen6_emit_post_sync_nonzero_flush()
126 flags |= PIPE_CONTROL_QW_WRITE | PIPE_CONTROL_CS_STALL; in gen6_emit_flush_rcs()
151 *cs++ = PIPE_CONTROL_QW_WRITE; in gen6_emit_breadcrumb_rcs()
162 PIPE_CONTROL_QW_WRITE | in gen6_emit_breadcrumb_rcs()
308 flags |= PIPE_CONTROL_QW_WRITE; in gen7_emit_flush_rcs()
359 PIPE_CONTROL_QW_WRITE | in gen7_emit_breadcrumb_rcs()
Dgen2_engine_cs.c102 *cs++ = GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE; in gen4_emit_flush_rcs()
112 *cs++ = GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE; in gen4_emit_flush_rcs()
Dintel_gpu_commands.h232 #define PIPE_CONTROL_QW_WRITE (1<<14) macro
Dintel_engine.h251 *cs++ = flags1 | PIPE_CONTROL_QW_WRITE; in __gen8_emit_write_rcs()
Dintel_lrc.c3763 PIPE_CONTROL_QW_WRITE, in gen8_init_indirectctx_bb()
3835 PIPE_CONTROL_QW_WRITE, in gen9_init_indirectctx_bb()
4585 flags |= PIPE_CONTROL_QW_WRITE; in gen8_emit_flush_render()
4643 flags |= PIPE_CONTROL_QW_WRITE; in gen11_emit_flush_render()
4667 flags |= PIPE_CONTROL_QW_WRITE; in gen11_emit_flush_render()
4739 flags |= PIPE_CONTROL_QW_WRITE; in gen12_emit_flush_render()
4766 flags |= PIPE_CONTROL_QW_WRITE; in gen12_emit_flush_render()