Home
last modified time | relevance | path

Searched refs:PINGPONG_0 (Results 1 – 11 of 11) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_encoder_phys_cmd.c92 phys_enc->hw_pp->idx - PINGPONG_0, in dpu_encoder_phys_cmd_pp_tx_done_irq()
203 phys_enc->hw_pp->idx - PINGPONG_0, in _dpu_encoder_phys_cmd_handle_ppdone_timeout()
212 phys_enc->hw_pp->idx - PINGPONG_0, in _dpu_encoder_phys_cmd_handle_ppdone_timeout()
279 phys_enc->hw_pp->idx - PINGPONG_0, in dpu_encoder_phys_cmd_control_vblank_irq()
292 phys_enc->hw_pp->idx - PINGPONG_0, ret, in dpu_encoder_phys_cmd_control_vblank_irq()
303 phys_enc->hw_pp->idx - PINGPONG_0, in dpu_encoder_phys_cmd_irq_control()
342 DPU_DEBUG_CMDENC(cmd_enc, "pp %d\n", phys_enc->hw_pp->idx - PINGPONG_0); in dpu_encoder_phys_cmd_tearcheck_config()
388 phys_enc->hw_pp->idx - PINGPONG_0, vsync_hz, in dpu_encoder_phys_cmd_tearcheck_config()
392 phys_enc->hw_pp->idx - PINGPONG_0, tc_enable, tc_cfg.start_pos, in dpu_encoder_phys_cmd_tearcheck_config()
396 phys_enc->hw_pp->idx - PINGPONG_0, tc_cfg.hw_vsync_mode, in dpu_encoder_phys_cmd_tearcheck_config()
[all …]
Ddpu_hw_interrupts.c265 { DPU_IRQ_TYPE_PING_PONG_COMP, PINGPONG_0,
274 { DPU_IRQ_TYPE_PING_PONG_RD_PTR, PINGPONG_0,
283 { DPU_IRQ_TYPE_PING_PONG_WR_PTR, PINGPONG_0,
292 { DPU_IRQ_TYPE_PING_PONG_AUTO_REF, PINGPONG_0,
342 { DPU_IRQ_TYPE_PING_PONG_TEAR_CHECK, PINGPONG_0,
357 { DPU_IRQ_TYPE_PING_PONG_TE_CHECK, PINGPONG_0,
Ddpu_hw_catalog.c402 &sdm845_lm_sblk, PINGPONG_0, LM_1, 0),
427 &sc7180_lm_sblk, PINGPONG_0, LM_1, DSPP_0),
436 &sdm845_lm_sblk, PINGPONG_0, LM_1, 0),
500 PP_BLK_TE("pingpong_0", PINGPONG_0, 0x70000),
507 PP_BLK_TE("pingpong_0", PINGPONG_0, 0x70000),
512 PP_BLK_TE("pingpong_0", PINGPONG_0, 0x70000),
Ddpu_rm.h27 struct dpu_hw_blk *pingpong_blks[PINGPONG_MAX - PINGPONG_0];
Ddpu_rm.c126 if (pp->id < PINGPONG_0 || pp->id >= PINGPONG_MAX) { in dpu_rm_init()
137 rm->pingpong_blks[pp->id - PINGPONG_0] = &hw->base; in dpu_rm_init()
265 idx = lm_cfg->pingpong - PINGPONG_0; in _dpu_rm_check_lm_and_get_connected_blks()
366 pp_idx[i] + PINGPONG_0); in _dpu_rm_reserve_lms()
Ddpu_kms.h164 uint32_t pingpong_to_enc_id[PINGPONG_MAX - PINGPONG_0];
Ddpu_encoder.c39 (p) ? ((p)->hw_pp ? (p)->hw_pp->idx - PINGPONG_0 : -1) : -1, \
45 (p) ? ((p)->hw_pp ? (p)->hw_pp->idx - PINGPONG_0 : -1) : -1, \
246 phys_enc->hw_pp->idx - PINGPONG_0, intr_idx); in dpu_encoder_helper_report_irq_timeout()
290 irq->irq_idx, phys_enc->hw_pp->idx - PINGPONG_0, in dpu_encoder_helper_wait_for_irq()
308 phys_enc->hw_pp->idx - PINGPONG_0, in dpu_encoder_helper_wait_for_irq()
320 phys_enc->hw_pp->idx - PINGPONG_0, in dpu_encoder_helper_wait_for_irq()
327 phys_enc->hw_pp->idx - PINGPONG_0, in dpu_encoder_helper_wait_for_irq()
Ddpu_hw_mdss.h179 PINGPONG_0 = 1, enumerator
Ddpu_hw_pingpong.c170 trace_dpu_pp_connect_ext_te(pp->idx - PINGPONG_0, cfg); in dpu_hw_pp_connect_external_te()
Ddpu_hw_top.c167 int pp_idx = cfg->ppnumber[i] - PINGPONG_0; in dpu_hw_setup_vsync_source()
Ddpu_hw_intf.c245 mux_cfg |= (pp - PINGPONG_0) & 0x7; in dpu_hw_intf_bind_pingpong_blk()