Searched refs:PD0 (Results 1 – 20 of 20) sorted by relevance
/Linux-v5.10/arch/arc/mm/ |
D | tlbex.S | 251 ; A one-word PTE entry is programmed as two-word TLB Entry [PD0:PD1] in mmu 252 ; (for PAE40, two-words PTE, while three-word TLB Entry [PD0:PD1:PD1HI]) 272 lr r3,[ARC_REG_TLBPD0] ; MMU prepares PD0 with vaddr and asid 275 sr r3,[ARC_REG_TLBPD0] ; rewrite PD0
|
/Linux-v5.10/Documentation/hwmon/ |
D | max197.rst | 47 7,6 PD1,PD0 Clock and Power-Down modes
|
/Linux-v5.10/arch/arm/boot/dts/ |
D | at91sam9m10g45ek.dts | 161 <AT91_PIOD 0 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* PD0 periph B */
|
D | at91sam9g45.dtsi | 461 <AT91_PIOD 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD0 periph A */
|
D | sunxi-h3-h5.dtsi | 415 pins = "PD0", "PD1", "PD2", "PD3", "PD4",
|
D | sama5d3.dtsi | 723 AT91_PIOD 0 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PD0 periph A MCI0_CDA with pullup */
|
D | sun9i-a80.dtsi | 997 pins = "PD0", "PD1", "PD2", "PD3",
|
D | sun6i-a31.dtsi | 679 pins = "PD0", "PD1", "PD2", "PD3",
|
D | sun7i-a20.dtsi | 939 pins = "PD0", "PD1", "PD2", "PD3", "PD4",
|
/Linux-v5.10/arch/mips/boot/dts/ingenic/ |
D | qi_lb60.dts | 343 pins = "PD0", "PD2";
|
/Linux-v5.10/arch/arm64/boot/dts/allwinner/ |
D | sun50i-a64.dtsi | 686 pins = "PD0", "PD1", "PD2", "PD3", "PD4", 757 pins = "PD0", "PD1", "PD2", "PD3"; 782 pins = "PD0", "PD1";
|
D | sun50i-h6.dtsi | 309 pins = "PD0", "PD1", "PD2", "PD3", "PD4",
|
/Linux-v5.10/arch/powerpc/boot/dts/ |
D | kmeter1.dts | 223 3 0 1 0 1 0 /* TxD0 (PD0, out, f1) */
|
/Linux-v5.10/drivers/pinctrl/renesas/ |
D | pfc-shx3.c | 324 PINMUX_GPIO(PD0),
|
D | pfc-sh7786.c | 446 PINMUX_GPIO(PD0),
|
D | pfc-sh7785.c | 710 PINMUX_GPIO(PD0),
|
D | pfc-sh7203.c | 761 PINMUX_GPIO(PD0),
|
D | pfc-sh7264.c | 1129 PINMUX_GPIO(PD0),
|
D | pfc-sh7269.c | 1510 PINMUX_GPIO(PD0),
|
/Linux-v5.10/drivers/iommu/ |
D | msm_iommu_hw-8xxx.h | 588 #define SET_PD0(b, c, v) SET_CONTEXT_FIELD(b, c, TTBCR, PD0, v) 775 #define GET_PD0(b, c) GET_CONTEXT_FIELD(b, c, TTBCR, PD0) 1155 #define PD0 (PD0_MASK << PD0_SHIFT) macro
|