Searched refs:PCLK1 (Results 1 – 2 of 2) sorted by relevance
4 #define PCLK1 2 macro
533 hws[PCLK1] = clk_hw_register_divider_table(NULL, "pclk1", "hclk", 0, in register_core_and_bus_clocks()