Home
last modified time | relevance | path

Searched refs:INTF_0 (Results 1 – 10 of 10) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_interrupts.c301 { DPU_IRQ_TYPE_INTF_UNDER_RUN, INTF_0, DPU_INTR_INTF_0_UNDERRUN, 0},
302 { DPU_IRQ_TYPE_INTF_VSYNC, INTF_0, DPU_INTR_INTF_0_VSYNC, 0},
424 { DPU_IRQ_TYPE_SFI_VIDEO_IN, INTF_0,
426 { DPU_IRQ_TYPE_SFI_VIDEO_OUT, INTF_0,
428 { DPU_IRQ_TYPE_SFI_CMD_0_IN, INTF_0,
430 { DPU_IRQ_TYPE_SFI_CMD_0_OUT, INTF_0,
433 { DPU_IRQ_TYPE_SFI_CMD_1_IN, INTF_0,
435 { DPU_IRQ_TYPE_SFI_CMD_1_OUT, INTF_0,
437 { DPU_IRQ_TYPE_SFI_CMD_2_IN, INTF_0,
439 { DPU_IRQ_TYPE_SFI_CMD_2_OUT, INTF_0,
[all …]
Ddpu_encoder_phys_vid.c16 (e)->hw_intf->idx - INTF_0 : -1, ##__VA_ARGS__)
22 (e)->hw_intf->idx - INTF_0 : -1, ##__VA_ARGS__)
423 phys_enc->hw_intf->idx - INTF_0, ret, enable, in dpu_encoder_phys_vid_control_vblank_irq()
486 hw_res->intfs[phys_enc->intf_idx - INTF_0] = INTF_MODE_VIDEO; in dpu_encoder_phys_vid_get_hw_resources()
600 phys_enc->hw_intf->idx - INTF_0, ret); in dpu_encoder_phys_vid_disable()
618 phys_enc->hw_intf->idx - INTF_0); in dpu_encoder_phys_vid_handle_post_kickoff()
632 phys_enc->hw_intf->idx - INTF_0, in dpu_encoder_phys_vid_irq_control()
Ddpu_encoder_phys_cmd.c16 (e) ? (e)->base.intf_idx - INTF_0 : -1, ##__VA_ARGS__)
21 (e) ? (e)->base.intf_idx - INTF_0 : -1, ##__VA_ARGS__)
549 hw_res->intfs[phys_enc->intf_idx - INTF_0] = INTF_MODE_CMD; in dpu_encoder_phys_cmd_get_hw_resources()
617 phys_enc->intf_idx - INTF_0); in dpu_encoder_phys_cmd_wait_for_tx_complete()
715 DPU_DEBUG("intf %d\n", p->intf_idx - INTF_0); in dpu_encoder_phys_cmd_init()
Ddpu_rm.h30 struct dpu_hw_blk *intf_blks[INTF_MAX - INTF_0];
Ddpu_rm.c148 if (intf->id < INTF_0 || intf->id >= INTF_MAX) { in dpu_rm_init()
158 rm->intf_blks[intf->id - INTF_0] = &hw->base; in dpu_rm_init()
431 int idx = id - INTF_0; in _dpu_rm_reserve_intf()
464 id = i + INTF_0; in _dpu_rm_reserve_intf_related_hw()
Ddpu_hw_ctl.c227 case INTF_0: in dpu_hw_ctl_get_bitmask_intf()
255 *flushbits |= BIT(intf - INTF_0); in dpu_hw_ctl_active_get_bitmask_intf()
496 intf_active |= BIT(cfg->intf - INTF_0); in dpu_hw_ctl_intf_cfg_v1()
Ddpu_kms.h167 uint32_t intf_to_enc_id[INTF_MAX - INTF_0];
Ddpu_hw_catalog.c534 INTF_BLK("intf_0", INTF_0, 0x6A000, INTF_DP, 0, INTF_SDM845_MASK),
541 INTF_BLK("intf_0", INTF_0, 0x6A000, INTF_DP, 0, INTF_SC7180_MASK),
546 INTF_BLK("intf_0", INTF_0, 0x6A000, INTF_DP, 0, INTF_SC7180_MASK),
Ddpu_hw_mdss.h190 INTF_0 = 1, enumerator
Ddpu_encoder.c38 (p) ? (p)->intf_idx - INTF_0 : -1, \
44 (p) ? (p)->intf_idx - INTF_0 : -1, \
245 DRMID(phys_enc->parent), phys_enc->intf_idx - INTF_0, in dpu_encoder_helper_report_irq_timeout()
1894 phys->intf_idx - INTF_0, in _dpu_encoder_status_show()