Home
last modified time | relevance | path

Searched refs:HDLC_ENCODING_DIFF_BIPHASE_LEVEL (Results 1 – 4 of 4) sorted by relevance

/Linux-v5.10/include/uapi/linux/
Dsynclink.h110 #define HDLC_ENCODING_DIFF_BIPHASE_LEVEL 7 macro
/Linux-v5.10/drivers/tty/
Dsynclink_gt.c4282 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break; in sync_mode()
4355 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break; in sync_mode()
4414 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: in sync_mode()
Dsynclink.c4599 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: RegValue |= BIT15 | BIT14 | BIT13; break; in usc_set_sdlc_mode()
4671 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: RegValue |= BIT15 | BIT14 | BIT13; break; in usc_set_sdlc_mode()
4842 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: RegValue |= BIT9 | BIT8; break; in usc_set_sdlc_mode()
Dsynclinkmp.c4563 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: /* not supported */ in hdlc_mode()