Home
last modified time | relevance | path

Searched refs:FDI_RX_CTL (Results 1 – 5 of 5) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/i915/display/
Dintel_ddi.c1407 intel_de_write(dev_priv, FDI_RX_CTL(PIPE_A), rx_ctl_val); in hsw_fdi_link_train()
1408 intel_de_posting_read(dev_priv, FDI_RX_CTL(PIPE_A)); in hsw_fdi_link_train()
1413 intel_de_write(dev_priv, FDI_RX_CTL(PIPE_A), rx_ctl_val); in hsw_fdi_link_train()
1445 intel_de_write(dev_priv, FDI_RX_CTL(PIPE_A), rx_ctl_val); in hsw_fdi_link_train()
1446 intel_de_posting_read(dev_priv, FDI_RX_CTL(PIPE_A)); in hsw_fdi_link_train()
1477 intel_de_write(dev_priv, FDI_RX_CTL(PIPE_A), rx_ctl_val); in hsw_fdi_link_train()
1478 intel_de_posting_read(dev_priv, FDI_RX_CTL(PIPE_A)); in hsw_fdi_link_train()
3785 val = intel_de_read(dev_priv, FDI_RX_CTL(PIPE_A)); in intel_ddi_fdi_post_disable()
3787 intel_de_write(dev_priv, FDI_RX_CTL(PIPE_A), val); in intel_ddi_fdi_post_disable()
3797 val = intel_de_read(dev_priv, FDI_RX_CTL(PIPE_A)); in intel_ddi_fdi_post_disable()
[all …]
Dintel_display.c1169 val = intel_de_read(dev_priv, FDI_RX_CTL(pipe)); in assert_fdi_rx()
1201 val = intel_de_read(dev_priv, FDI_RX_CTL(pipe)); in assert_fdi_rx_pll()
5093 reg = FDI_RX_CTL(pipe); in intel_fdi_normal_train()
5146 reg = FDI_RX_CTL(pipe); in ilk_fdi_link_train()
5182 reg = FDI_RX_CTL(pipe); in ilk_fdi_link_train()
5253 reg = FDI_RX_CTL(pipe); in gen6_fdi_link_train()
5308 reg = FDI_RX_CTL(pipe); in gen6_fdi_link_train()
5387 reg = FDI_RX_CTL(pipe); in ivb_manual_fdi_link_train()
5408 reg = FDI_RX_CTL(pipe); in ivb_manual_fdi_link_train()
5446 reg = FDI_RX_CTL(pipe); in ivb_manual_fdi_link_train()
[all …]
Dintel_crt.c1106 FDI_RX_CTL(PIPE_A)) & fdi_config; in intel_crt_init()
/Linux-v5.10/drivers/gpu/drm/i915/gvt/
Dhandlers.c594 fdi_rx_ctl = FDI_RX_CTL(pipe); in check_fdi_rx_train_status()
641 calc_index(offset, _FDI_RXA_CTL, _FDI_RXB_CTL, 0, FDI_RX_CTL(PIPE_C))
2281 MMIO_DH(FDI_RX_CTL(PIPE_A), D_ALL, NULL, update_fdi_rx_iir_status); in init_generic_mmio_info()
2282 MMIO_DH(FDI_RX_CTL(PIPE_B), D_ALL, NULL, update_fdi_rx_iir_status); in init_generic_mmio_info()
2283 MMIO_DH(FDI_RX_CTL(PIPE_C), D_ALL, NULL, update_fdi_rx_iir_status); in init_generic_mmio_info()
/Linux-v5.10/drivers/gpu/drm/i915/
Di915_reg.h8770 #define FDI_RX_CTL(pipe) _MMIO_PIPE(pipe, _FDI_RXA_CTL, _FDI_RXB_CTL) macro