Home
last modified time | relevance | path

Searched refs:EMC_INTSTATUS (Results 1 – 6 of 6) sorted by relevance

/Linux-v5.10/drivers/memory/tegra/
Dtegra20-emc.c24 #define EMC_INTSTATUS 0x000 macro
167 status = readl_relaxed(emc->regs + EMC_INTSTATUS) & intmask; in tegra_emc_isr()
177 writel_relaxed(status, emc->regs + EMC_INTSTATUS); in tegra_emc_isr()
239 err = readl_relaxed_poll_timeout_atomic(emc->regs + EMC_INTSTATUS, v, in emc_complete_timing_change()
432 writel_relaxed(intmask, emc->regs + EMC_INTSTATUS); in emc_setup_hw()
Dtegra30-emc.c31 #define EMC_INTSTATUS 0x000 macro
381 status = readl_relaxed(emc->regs + EMC_INTSTATUS) & intmask; in tegra_emc_isr()
391 writel_relaxed(status, emc->regs + EMC_INTSTATUS); in tegra_emc_isr()
759 err = readl_relaxed_poll_timeout_atomic(emc->regs + EMC_INTSTATUS, v, in emc_complete_timing_change()
1038 writel_relaxed(0xffffffff, emc->regs + EMC_INTSTATUS); in emc_setup_hw()
Dtegra124-emc.c29 #define EMC_INTSTATUS 0x0 macro
535 value = readl(emc->regs + EMC_INTSTATUS); in emc_seq_wait_clkchange()
587 writel(EMC_INTSTATUS_CLKCHANGE_COMPLETE, emc->regs + EMC_INTSTATUS); in tegra_emc_prepare_timing_change()
788 readl(emc->regs + EMC_INTSTATUS); in tegra_emc_prepare_timing_change()
Dtegra210-emc.h21 #define EMC_INTSTATUS 0x0 macro
Dtegra210-emc-core.c844 emc_readl(emc, EMC_INTSTATUS); in tegra210_emc_do_clock_change()
848 err = tegra210_emc_wait_for_update(emc, 0, EMC_INTSTATUS, in tegra210_emc_do_clock_change()
Dtegra210-emc-cc-r21021.c750 emc_writel(emc, EMC_INTSTATUS_CLKCHANGE_COMPLETE, EMC_INTSTATUS); in tegra210_emc_r21021_set_clock()