Searched refs:DCN_BASE (Results 1 – 7 of 7) sorted by relevance
| /Linux-v5.10/drivers/gpu/drm/amd/amdgpu/ |
| D | navi10_reg_init.c | 43 adev->reg_offset[DCE_HWIP][i] = (uint32_t *)(&(DCN_BASE.instance[i])); in navi10_reg_base_init()
|
| D | sienna_cichlid_reg_init.c | 44 adev->reg_offset[DCE_HWIP][i] = (uint32_t *)(&(DCN_BASE.instance[i])); in sienna_cichlid_reg_base_init()
|
| /Linux-v5.10/drivers/gpu/drm/amd/include/ |
| D | navi10_ip_offset.h | 55 static const struct IP_BASE DCN_BASE ={ { { { 0x00000012, 0x000000C0, 0x000034C0, 0x0000… variable
|
| D | sienna_cichlid_ip_offset.h | 67 static const struct IP_BASE DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02… variable
|
| D | vega10_ip_offset.h | 53 static const struct IP_BASE DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0, 0 } }, variable
|
| D | renoir_ip_offset.h | 172 static const struct IP_BASE DCN_BASE ={ { { { 0x00000012, 0x000000C0, 0x000034C0, 0, 0 } }, variable
|
| /Linux-v5.10/drivers/gpu/drm/amd/display/dc/dcn21/ |
| D | dcn21_resource.c | 1724 (DCN_BASE.instance[0].segment[mm ## reg_name ## _BASE_IDX] + mm ## reg_name)
|
