Home
last modified time | relevance | path

Searched refs:CLK_TOP_UNIVPLL2_D4 (Results 1 – 20 of 20) sorted by relevance

/Linux-v5.10/Documentation/devicetree/bindings/spi/
Dspi-slave-mt27xx.txt19 - <&topckgen CLK_TOP_UNIVPLL2_D4>: specify parent clock 104MHZ.
Dspi-mt65xx.txt31 - <&topckgen CLK_TOP_UNIVPLL2_D4>: specify parent clock 104MHZ.
/Linux-v5.10/include/dt-bindings/clock/
Dmt8135-clk.h49 #define CLK_TOP_UNIVPLL2_D4 38 macro
Dmt7629-clk.h55 #define CLK_TOP_UNIVPLL2_D4 45 macro
Dmt7622-clk.h49 #define CLK_TOP_UNIVPLL2_D4 37 macro
Dmt6797-clk.h73 #define CLK_TOP_UNIVPLL2_D4 63 macro
Dmt6765-clk.h62 #define CLK_TOP_UNIVPLL2_D4 27 macro
Dmt8173-clk.h78 #define CLK_TOP_UNIVPLL2_D4 68 macro
Dmt2712-clk.h62 #define CLK_TOP_UNIVPLL2_D4 31 macro
Dmt2701-clk.h40 #define CLK_TOP_UNIVPLL2_D4 30 macro
/Linux-v5.10/arch/arm/boot/dts/
Dmt7629.dtsi254 <&topckgen CLK_TOP_UNIVPLL2_D4>;
324 <&topckgen CLK_TOP_UNIVPLL2_D4>,
385 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL2_D4>,
/Linux-v5.10/arch/arm64/boot/dts/mediatek/
Dmt2712e.dtsi554 clocks = <&topckgen CLK_TOP_UNIVPLL2_D4>,
633 clocks = <&topckgen CLK_TOP_UNIVPLL2_D4>,
646 clocks = <&topckgen CLK_TOP_UNIVPLL2_D4>,
659 clocks = <&topckgen CLK_TOP_UNIVPLL2_D4>,
672 clocks = <&topckgen CLK_TOP_UNIVPLL2_D4>,
/Linux-v5.10/drivers/clk/mediatek/
Dclk-mt8135.c68 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll_416m", 1, 4),
Dclk-mt7629.c423 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll", 1, 12),
Dclk-mt6797.c54 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll", 1, 4),
Dclk-mt7622.c415 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll", 1, 12),
Dclk-mt2701.c89 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll_d3", 1, 4),
Dclk-mt2712.c108 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll_d3", 1,
Dclk-mt6765.c111 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univpll_d3", 1, 4),
Dclk-mt8173.c113 FACTOR(CLK_TOP_UNIVPLL2_D4, "univpll2_d4", "univ_416m", 1, 4),