Searched refs:CLK_TOP_SYSPLL3_D2 (Results 1 – 20 of 20) sorted by relevance
| /Linux-v5.10/Documentation/devicetree/bindings/spi/ |
| D | spi-mt65xx.txt | 28 - <&topckgen CLK_TOP_SYSPLL3_D2>: specify parent clock 109MHZ.
59 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| /Linux-v5.10/include/dt-bindings/clock/ |
| D | mt7629-clk.h | 43 #define CLK_TOP_SYSPLL3_D2 33 macro
|
| D | mt7622-clk.h | 37 #define CLK_TOP_SYSPLL3_D2 25 macro
|
| D | mt6797-clk.h | 57 #define CLK_TOP_SYSPLL3_D2 47 macro
|
| D | mt6765-clk.h | 46 #define CLK_TOP_SYSPLL3_D2 11 macro
|
| D | mt8173-clk.h | 62 #define CLK_TOP_SYSPLL3_D2 52 macro
|
| D | mt2712-clk.h | 45 #define CLK_TOP_SYSPLL3_D2 14 macro
|
| D | mt2701-clk.h | 23 #define CLK_TOP_SYSPLL3_D2 13 macro
|
| /Linux-v5.10/arch/arm/boot/dts/ |
| D | mt2701.dtsi | 343 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
403 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
416 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| D | mt7623.dtsi | 488 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
567 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
581 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| D | mt7629.dtsi | 282 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| /Linux-v5.10/drivers/clk/mediatek/ |
| D | clk-mt7629.c | 411 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "mainpll", 1, 10),
|
| D | clk-mt6797.c | 38 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "syspll_d5", 1, 2),
|
| D | clk-mt7622.c | 403 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "mainpll", 1, 10),
|
| D | clk-mt2701.c | 70 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "syspll_d5", 1, 2),
|
| D | clk-mt2712.c | 74 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "syspll_d5", 1,
|
| D | clk-mt6765.c | 93 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "syspll_d5", 1, 2),
|
| D | clk-mt8173.c | 95 FACTOR(CLK_TOP_SYSPLL3_D2, "syspll3_d2", "main_h218p4m", 1, 2),
|
| /Linux-v5.10/arch/arm64/boot/dts/mediatek/ |
| D | mt7622.dtsi | 491 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
573 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
| D | mt8173.dtsi | 703 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
|
