Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL1_DIV0 (Results 1 – 3 of 3) sorted by relevance

/Linux-v5.10/include/dt-bindings/clock/
Dmt8173-clk.h131 #define CLK_TOP_APLL1_DIV0 121 macro
/Linux-v5.10/drivers/clk/mediatek/
Dclk-mt8173.c595 DIV_GATE(CLK_TOP_APLL1_DIV0, "apll1_div0", "aud_1_sel", 0x12c, 8, 0x120, 4, 24),
/Linux-v5.10/arch/arm64/boot/dts/mediatek/
Dmt8173.dtsi799 <&topckgen CLK_TOP_APLL1_DIV0>,