Home
last modified time | relevance | path

Searched refs:CLK_SET_PARENT_GATE (Results 1 – 25 of 26) sorted by relevance

12

/Linux-v5.10/drivers/clk/imx/
Dclk-imx7d.c511 …"enet_axi_src", base + 0x8900, 24, 3, enet_axi_sel, ARRAY_SIZE(enet_axi_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()
512 …c", base + 0x8980, 24, 3, nand_usdhc_bus_sel, ARRAY_SIZE(nand_usdhc_bus_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()
513 …am_phym_src", base + 0x9800, 24, 1, dram_phym_sel, ARRAY_SIZE(dram_phym_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()
514 …_mux2_flags("dram_src", base + 0x9880, 24, 1, dram_sel, ARRAY_SIZE(dram_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()
515 …src", base + 0xa000, 24, 3, dram_phym_alt_sel, ARRAY_SIZE(dram_phym_alt_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()
516 …"dram_alt_src", base + 0xa080, 24, 3, dram_alt_sel, ARRAY_SIZE(dram_alt_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()
517 …"usb_hsic_src", base + 0xa100, 24, 3, usb_hsic_sel, ARRAY_SIZE(usb_hsic_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()
518 …ie_ctrl_src", base + 0xa180, 24, 3, pcie_ctrl_sel, ARRAY_SIZE(pcie_ctrl_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()
519 …"pcie_phy_src", base + 0xa200, 24, 3, pcie_phy_sel, ARRAY_SIZE(pcie_phy_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()
520 …pixel_src", base + 0xa280, 24, 3, epdc_pixel_sel, ARRAY_SIZE(epdc_pixel_sel), CLK_SET_PARENT_GATE); in imx7d_clocks_init()
[all …]
Dclk-imx7ulp.c86 …s("apll_pre_sel", base + 0x508, 0, 1, pll_pre_sels, ARRAY_SIZE(pll_pre_sels), CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
87 …s("spll_pre_sel", base + 0x608, 0, 1, pll_pre_sels, ARRAY_SIZE(pll_pre_sels), CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
110 …0x508, 14, 2, apll_pfd_sels, ARRAY_SIZE(apll_pfd_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
111 …0x608, 14, 2, spll_pfd_sels, ARRAY_SIZE(spll_pfd_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
112 …, base + 0x508, 1, 1, apll_sels, ARRAY_SIZE(apll_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
113 …, base + 0x608, 1, 1, spll_sels, ARRAY_SIZE(spll_sels), CLK_SET_RATE_PARENT | CLK_SET_PARENT_GATE); in imx7ulp_clk_scg1_init()
Dclk-composite-7ulp.c80 CLK_SET_PARENT_GATE); in imx7ulp_clk_hw_composite()
Dclk-composite-8m.c219 flags |= CLK_SET_PARENT_GATE; in imx8m_clk_hw_composite_flags()
Dclk.h453 CLK_SET_RATE_NO_REPARENT | CLK_SET_PARENT_GATE, in imx_dev_clk_hw_mux()
/Linux-v5.10/drivers/clk/qcom/
Dgcc-msm8660.c128 .flags = CLK_SET_PARENT_GATE,
179 .flags = CLK_SET_PARENT_GATE,
230 .flags = CLK_SET_PARENT_GATE,
281 .flags = CLK_SET_PARENT_GATE,
332 .flags = CLK_SET_PARENT_GATE,
383 .flags = CLK_SET_PARENT_GATE,
434 .flags = CLK_SET_PARENT_GATE,
485 .flags = CLK_SET_PARENT_GATE,
534 .flags = CLK_SET_PARENT_GATE,
583 .flags = CLK_SET_PARENT_GATE,
[all …]
Dgcc-msm8960.c354 .flags = CLK_SET_PARENT_GATE,
405 .flags = CLK_SET_PARENT_GATE,
456 .flags = CLK_SET_PARENT_GATE,
507 .flags = CLK_SET_PARENT_GATE,
558 .flags = CLK_SET_PARENT_GATE,
609 .flags = CLK_SET_PARENT_GATE,
660 .flags = CLK_SET_PARENT_GATE,
711 .flags = CLK_SET_PARENT_GATE,
760 .flags = CLK_SET_PARENT_GATE,
809 .flags = CLK_SET_PARENT_GATE,
[all …]
Dgcc-mdm9615.c212 .flags = CLK_SET_PARENT_GATE,
263 .flags = CLK_SET_PARENT_GATE,
314 .flags = CLK_SET_PARENT_GATE,
365 .flags = CLK_SET_PARENT_GATE,
416 .flags = CLK_SET_PARENT_GATE,
479 .flags = CLK_SET_PARENT_GATE,
528 .flags = CLK_SET_PARENT_GATE,
577 .flags = CLK_SET_PARENT_GATE,
626 .flags = CLK_SET_PARENT_GATE,
675 .flags = CLK_SET_PARENT_GATE,
[all …]
Dgcc-ipq806x.c368 .flags = CLK_SET_PARENT_GATE,
419 .flags = CLK_SET_PARENT_GATE,
470 .flags = CLK_SET_PARENT_GATE,
521 .flags = CLK_SET_PARENT_GATE,
572 .flags = CLK_SET_PARENT_GATE,
623 .flags = CLK_SET_PARENT_GATE,
687 .flags = CLK_SET_PARENT_GATE,
736 .flags = CLK_SET_PARENT_GATE,
785 .flags = CLK_SET_PARENT_GATE,
834 .flags = CLK_SET_PARENT_GATE,
[all …]
/Linux-v5.10/drivers/clk/at91/
Dclk-smd.c124 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in at91sam9x5_clk_register_smd()
Dclk-audio-pll.c497 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE | in at91_clk_register_audio_pll_pad()
528 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE | in at91_clk_register_audio_pll_pmc()
Dclk-programmable.c211 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in at91_clk_register_programmable()
Dclk-generated.c298 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in at91_clk_register_generated()
Dclk-usb.c213 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE | in _at91sam9x5_clk_register_usb()
Dclk-main.c502 init.flags = CLK_SET_PARENT_GATE; in at91_clk_register_sam9x5_main()
Dclk-master.c416 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in at91_clk_sama7g5_register_master()
Dclk-peripheral.c440 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE | in at91_clk_register_sam9x5_peripheral()
Dclk-sam9x60-pll.c501 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE | in sam9x60_clk_register_div_pll()
/Linux-v5.10/drivers/clk/microchip/
Dclk-pic32mzda.c53 .flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE,\
/Linux-v5.10/drivers/clk/
Dclk-axi-clkgen.c536 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in axi_clkgen_probe()
Dclk.c1967 (core->flags & CLK_SET_PARENT_GATE) && core->prepare_count) { in clk_calc_new_rates()
2506 if ((core->flags & CLK_SET_PARENT_GATE) && core->prepare_count) in clk_core_set_parent_nolock()
3097 ENTRY(CLK_SET_PARENT_GATE),
/Linux-v5.10/drivers/clk/ingenic/
Dcgu.c697 clk_init.flags |= CLK_SET_PARENT_GATE; in ingenic_register_clock()
/Linux-v5.10/include/linux/
Dclk-provider.h20 #define CLK_SET_PARENT_GATE BIT(1) /* must be gated across re-parent */ macro
/Linux-v5.10/drivers/clk/bcm/
Dclk-bcm2835.c1451 init.flags |= CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in bcm2835_register_clock()
/Linux-v5.10/drivers/media/platform/atmel/
Datmel-isc-base.c511 init.flags = CLK_SET_RATE_GATE | CLK_SET_PARENT_GATE; in isc_clk_register()

12