Home
last modified time | relevance | path

Searched refs:CLK_IS_CRITICAL (Results 1 – 25 of 97) sorted by relevance

1234

/Linux-v5.10/drivers/clk/baikal-t1/
Dclk-ccu-pll.c64 CLK_IS_CRITICAL),
66 CLK_IS_CRITICAL | CLK_SET_RATE_GATE),
68 CLK_IS_CRITICAL | CLK_SET_RATE_GATE),
70 CLK_IS_CRITICAL),
72 CLK_IS_CRITICAL | CLK_SET_RATE_GATE)
Dclk-ccu-div.c138 CLK_IS_CRITICAL, CCU_DIV_RESET_DOMAIN),
141 CLK_IS_CRITICAL | CLK_SET_RATE_GATE,
198 CLK_IS_CRITICAL, CCU_DIV_RESET_DOMAIN),
/Linux-v5.10/drivers/clk/bcm/
Dclk-bcm63xx-gate.c130 .flags = CLK_IS_CRITICAL,
143 .flags = CLK_IS_CRITICAL,
174 .flags = CLK_IS_CRITICAL,
178 .flags = CLK_IS_CRITICAL,
185 .flags = CLK_IS_CRITICAL,
222 .flags = CLK_IS_CRITICAL,
301 .flags = CLK_IS_CRITICAL,
425 .flags = CLK_IS_CRITICAL,
/Linux-v5.10/drivers/clk/imx/
Dclk-imx5.c171 clk[IMX5_CLK_AHB_MAX] = imx_clk_gate2_flags("ahb_max", "ahb", MXC_CCM_CCGR0, 28, CLK_IS_CRITICAL); in mx5_clocks_common_init()
172 …k[IMX5_CLK_AIPS_TZ1] = imx_clk_gate2_flags("aips_tz1", "ahb", MXC_CCM_CCGR0, 24, CLK_IS_CRITICAL); in mx5_clocks_common_init()
173 …k[IMX5_CLK_AIPS_TZ2] = imx_clk_gate2_flags("aips_tz2", "ahb", MXC_CCM_CCGR0, 26, CLK_IS_CRITICAL); in mx5_clocks_common_init()
174 clk[IMX5_CLK_TMAX1] = imx_clk_gate2_flags("tmax1", "ahb", MXC_CCM_CCGR1, 0, CLK_IS_CRITICAL); in mx5_clocks_common_init()
175 clk[IMX5_CLK_TMAX2] = imx_clk_gate2_flags("tmax2", "ahb", MXC_CCM_CCGR1, 2, CLK_IS_CRITICAL); in mx5_clocks_common_init()
176 clk[IMX5_CLK_TMAX3] = imx_clk_gate2_flags("tmax3", "ahb", MXC_CCM_CCGR1, 4, CLK_IS_CRITICAL); in mx5_clocks_common_init()
177 clk[IMX5_CLK_SPBA] = imx_clk_gate2_flags("spba", "ipg", MXC_CCM_CCGR5, 0, CLK_IS_CRITICAL); in mx5_clocks_common_init()
242 …EMI_FAST_GATE] = imx_clk_gate2_flags("emi_fast_gate", "dummy", MXC_CCM_CCGR5, 14, CLK_IS_CRITICAL); in mx5_clocks_common_init()
243 …_GATE] = imx_clk_gate2_flags("emi_slow_gate", "emi_slow_podf", MXC_CCM_CCGR5, 16, CLK_IS_CRITICAL); in mx5_clocks_common_init()
257 …IMX5_CLK_GPC_DVFS] = imx_clk_gate2_flags("gpc_dvfs", "dummy", MXC_CCM_CCGR5, 24, CLK_IS_CRITICAL); in mx5_clocks_common_init()
[all …]
Dclk-imx6sx.c330 … = imx_clk_hw_divider_flags("perclk", "perclk_sel", base + 0x1c, 0, 6, CLK_IS_CRITICAL); in imx6sx_clocks_init()
378 …6SX_CLK_AIPS_TZ1] = imx_clk_hw_gate2_flags("aips_tz1", "ahb", base + 0x68, 0, CLK_IS_CRITICAL); in imx6sx_clocks_init()
379 …6SX_CLK_AIPS_TZ2] = imx_clk_hw_gate2_flags("aips_tz2", "ahb", base + 0x68, 2, CLK_IS_CRITICAL); in imx6sx_clocks_init()
392 …SX_CLK_AIPS_TZ3] = imx_clk_hw_gate2_flags("aips_tz3", "ahb", base + 0x68, 30, CLK_IS_CRITICAL); in imx6sx_clocks_init()
405 …X6SX_CLK_WAKEUP] = imx_clk_hw_gate2_flags("wakeup", "ipg", base + 0x6c, 18, CLK_IS_CRITICAL); in imx6sx_clocks_init()
419 …X6SX_CLK_IPMUX1] = imx_clk_hw_gate2_flags("ipmux1", "ahb", base + 0x70, 16, CLK_IS_CRITICAL); in imx6sx_clocks_init()
420 …X6SX_CLK_IPMUX2] = imx_clk_hw_gate2_flags("ipmux2", "ahb", base + 0x70, 18, CLK_IS_CRITICAL); in imx6sx_clocks_init()
421 …X6SX_CLK_IPMUX3] = imx_clk_hw_gate2_flags("ipmux3", "ahb", base + 0x70, 20, CLK_IS_CRITICAL); in imx6sx_clocks_init()
422 …LK_TZASC1] = imx_clk_hw_gate2_flags("tzasc1", "mmdc_podf", base + 0x70, 22, CLK_IS_CRITICAL); in imx6sx_clocks_init()
436 …C_P0_FAST] = imx_clk_hw_gate2_flags("mmdc_p0_fast", "mmdc_podf", base + 0x74, 20, CLK_IS_CRITICAL); in imx6sx_clocks_init()
[all …]
Dclk-imx6sll.c177 …LK_USBPHY1_GATE] = imx_clk_hw_gate_flags("usbphy1_gate", "dummy", base + 0x10, 6, CLK_IS_CRITICAL); in imx6sll_clocks_init()
178 …LK_USBPHY2_GATE] = imx_clk_hw_gate_flags("usbphy2_gate", "dummy", base + 0x20, 6, CLK_IS_CRITICAL); in imx6sll_clocks_init()
276 …[IMX6SLL_CLK_AIPSTZ1] = imx_clk_hw_gate2_flags("aips_tz1", "ahb", base + 0x68, 0, CLK_IS_CRITICAL); in imx6sll_clocks_init()
277 …[IMX6SLL_CLK_AIPSTZ2] = imx_clk_hw_gate2_flags("aips_tz2", "ahb", base + 0x68, 2, CLK_IS_CRITICAL); in imx6sll_clocks_init()
318 …C_P0_FAST] = imx_clk_hw_gate_flags("mmdc_p0_fast", "mmdc_podf", base + 0x74, 20, CLK_IS_CRITICAL); in imx6sll_clocks_init()
319 …K_MMDC_P0_IPG] = imx_clk_hw_gate2_flags("mmdc_p0_ipg", "ipg", base + 0x74, 24, CLK_IS_CRITICAL); in imx6sll_clocks_init()
320 …K_MMDC_P1_IPG] = imx_clk_hw_gate2_flags("mmdc_p1_ipg", "ipg", base + 0x74, 26, CLK_IS_CRITICAL); in imx6sll_clocks_init()
321 …[IMX6SLL_CLK_OCRAM] = imx_clk_hw_gate_flags("ocram", "ahb", base + 0x74, 28, CLK_IS_CRITICAL); in imx6sll_clocks_init()
330 hws[IMX6SLL_CLK_ROM] = imx_clk_hw_gate2_flags("rom", "ahb", base + 0x7c, 0, CLK_IS_CRITICAL); in imx6sll_clocks_init()
Dclk-imx7ulp.c128 … imx_clk_hw_divider_gate("ddr_clk", "ddr_sel", CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, base + 0x30,… in imx7ulp_clk_scg1_init()
131 …_divider_flags("nic0_clk", "nic_sel", base + 0x40, 24, 4, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL); in imx7ulp_clk_scg1_init()
132 …_divider_flags("nic1_clk", "nic0_clk", base + 0x40, 16, 4, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL); in imx7ulp_clk_scg1_init()
133 …vider_flags("nic1_bus_clk", "nic0_clk", base + 0x40, 4, 4, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL); in imx7ulp_clk_scg1_init()
225 …_CLK_MMDC] = clk_hw_register_gate(NULL, "mmdc", "nic1_clk", CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, in imx7ulp_clk_pcc3_init()
Dclk-imx6ul.c333 …s[IMX6UL_CLK_AIPSTZ1] = imx_clk_hw_gate2_flags("aips_tz1", "ahb", base + 0x68, 0, CLK_IS_CRITICAL); in imx6ul_clocks_init()
334 …s[IMX6UL_CLK_AIPSTZ2] = imx_clk_hw_gate2_flags("aips_tz2", "ahb", base + 0x68, 2, CLK_IS_CRITICAL); in imx6ul_clocks_init()
409 …DC_P0_FAST] = imx_clk_hw_gate_flags("mmdc_p0_fast", "mmdc_podf", base + 0x74, 20, CLK_IS_CRITICAL); in imx6ul_clocks_init()
410 …CLK_MMDC_P0_IPG] = imx_clk_hw_gate2_flags("mmdc_p0_ipg", "ipg", base + 0x74, 24, CLK_IS_CRITICAL); in imx6ul_clocks_init()
411 …CLK_MMDC_P1_IPG] = imx_clk_hw_gate2_flags("mmdc_p1_ipg", "ipg", base + 0x74, 26, CLK_IS_CRITICAL); in imx6ul_clocks_init()
412 hws[IMX6UL_CLK_AXI] = imx_clk_hw_gate_flags("axi", "axi_podf", base + 0x74, 28, CLK_IS_CRITICAL); in imx6ul_clocks_init()
426 hws[IMX6UL_CLK_ROM] = imx_clk_hw_gate2_flags("rom", "ahb", base + 0x7c, 0, CLK_IS_CRITICAL); in imx6ul_clocks_init()
Dclk-busy.c100 init.flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL; in imx_clk_hw_busy_divider()
179 init.flags = CLK_IS_CRITICAL; in imx_clk_hw_busy_mux()
Dclk-imx7d.c468 …k_hw_gate_dis_flags("pll_sys_main_480m_clk", "pll_sys_main_480m", base + 0xb0, 4, CLK_IS_CRITICAL); in imx7d_clocks_init()
722 …w_divider_flags("ipg_root_clk", "ahb_root_clk", base + 0x9080, 0, 2, CLK_IS_CRITICAL | CLK_OPS_PAR… in imx7d_clocks_init()
788 …w_gate2_flags("main_axi_root_clk", "axi_post_div", base + 0x4040, 0, CLK_IS_CRITICAL | CLK_OPS_PAR… in imx7d_clocks_init()
793 …k_hw_gate2_flags("dram_root_clk", "dram_post_div", base + 0x4130, 0, CLK_IS_CRITICAL | CLK_OPS_PAR… in imx7d_clocks_init()
794 …_gate2_flags("dram_phym_root_clk", "dram_phym_cg", base + 0x4130, 0, CLK_IS_CRITICAL | CLK_OPS_PAR… in imx7d_clocks_init()
795 …dram_phym_alt_root_clk", "dram_phym_alt_post_div", base + 0x4130, 0, CLK_IS_CRITICAL | CLK_OPS_PAR… in imx7d_clocks_init()
796 …e2_flags("dram_alt_root_clk", "dram_alt_post_div", base + 0x4130, 0, CLK_IS_CRITICAL | CLK_OPS_PAR… in imx7d_clocks_init()
/Linux-v5.10/drivers/clk/tegra/
Dclk-tegra-super-gen4.c118 CLK_IS_CRITICAL, in tegra_sclk_init()
131 CLK_IS_CRITICAL, in tegra_sclk_init()
145 CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, in tegra_sclk_init()
160 CLK_IS_CRITICAL, clk_base + SYSTEM_CLK_RATE, in tegra_sclk_init()
/Linux-v5.10/drivers/clk/samsung/
Dclk-exynos5420.c543 GATE_BUS_TOP, 24, CLK_IS_CRITICAL, 0),
545 GATE_BUS_TOP, 27, CLK_IS_CRITICAL, 0),
936 GATE_BUS_FSYS0, 9, CLK_IS_CRITICAL, 0),
943 GATE_BUS_TOP, 1, CLK_IS_CRITICAL, 0),
947 GATE_BUS_TOP, 5, CLK_IS_CRITICAL, 0),
949 GATE_BUS_TOP, 6, CLK_IS_CRITICAL, 0),
953 GATE_BUS_TOP, 8, CLK_IS_CRITICAL, 0),
959 GATE_BUS_TOP, 13, CLK_IS_CRITICAL, 0),
963 GATE_BUS_TOP, 15, CLK_IS_CRITICAL, 0),
965 GATE_BUS_TOP, 16, CLK_IS_CRITICAL, 0),
[all …]
/Linux-v5.10/drivers/clk/mediatek/
Dclk-mt2712.c739 7, CLK_IS_CRITICAL),
741 15, CLK_IS_CRITICAL),
824 31, CLK_IS_CRITICAL),
928 9, 2, -1, CLK_IS_CRITICAL),
931 9, 2, -1, CLK_IS_CRITICAL),
934 9, 2, -1, CLK_IS_CRITICAL),
Dclk-mt2701.c489 0x0040, 0, 3, 7, CLK_IS_CRITICAL),
491 0x0040, 8, 1, 15, CLK_IS_CRITICAL),
493 ddrphycfg_parents, 0x0040, 16, 1, 23, CLK_IS_CRITICAL),
541 0x00A0, 0, 2, 7, CLK_IS_CRITICAL),
Dclk-mt6779.c641 0x004, 0, CLK_IS_CRITICAL),
711 0x004, 29, CLK_IS_CRITICAL),
728 0x008, 4, CLK_IS_CRITICAL),
1120 "f_f26m_ck", 5, CLK_IS_CRITICAL),
Dclk-mt6797.c331 0x0040, 16, 2, CLK_IS_CRITICAL | CLK_SET_RATE_PARENT),
516 "clk26m", 31, CLK_IS_CRITICAL),
528 "clk26m", 11, CLK_IS_CRITICAL),
/Linux-v5.10/drivers/clk/
Dclk-aspeed.c51 [ASPEED_CLK_GATE_MCLK] = { 2, -1, "mclk-gate", "mpll", CLK_IS_CRITICAL }, /* SDRAM */
53 [ASPEED_CLK_GATE_BCLK] = { 4, 8, "bclk-gate", "bclk", CLK_IS_CRITICAL }, /* PCIe/PCI */
54 [ASPEED_CLK_GATE_DCLK] = { 5, -1, "dclk-gate", NULL, CLK_IS_CRITICAL }, /* DAC */
55 [ASPEED_CLK_GATE_REFCLK] = { 6, -1, "refclk-gate", "clkin", CLK_IS_CRITICAL },
Dclk-ast2600.c62 [ASPEED_CLK_GATE_MCLK] = { 0, -1, "mclk-gate", "mpll", CLK_IS_CRITICAL }, /* SDRAM */
69 [ASPEED_CLK_GATE_DCLK] = { 5, -1, "dclk-gate", NULL, CLK_IS_CRITICAL }, /* DAC */
70 [ASPEED_CLK_GATE_REF0CLK] = { 6, -1, "ref0clk-gate", "clkin", CLK_IS_CRITICAL },
91 [ASPEED_CLK_GATE_REF1CLK] = { 34, -1, "ref1clk-gate", "clkin", CLK_IS_CRITICAL },
Dclk-npcm7xx.c329 cpuck_mux_parents, ARRAY_SIZE(cpuck_mux_parents), CLK_IS_CRITICAL,
377 NPCM7XX_CLK_S_AXI, 0, CLK_IS_CRITICAL, NPCM7XX_CLK_AHB},
395 NPCM7XX_CLK_S_CPU_MUX, CLK_DIVIDER_POWER_OF_TWO, CLK_IS_CRITICAL,
/Linux-v5.10/drivers/clk/sunxi-ng/
Dccu-sun8i-a83t.c230 0x50, 12, 1, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);
234 0x50, 28, 1, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);
387 CLK_IS_CRITICAL),
490 static SUNXI_CCU_M(dram_clk, "dram", "pll-ddr", 0x0f4, 0, 4, CLK_IS_CRITICAL);
552 CLK_IS_CRITICAL);
Dccu-sun6i-a31.c182 0x050, 16, 2, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);
500 CLK_IS_CRITICAL);
503 0x0f4, 0, 4, 4, 1, CLK_IS_CRITICAL);
505 0x0f4, 8, 4, 12, 1, CLK_IS_CRITICAL);
627 CLK_IS_CRITICAL);
634 CLK_IS_CRITICAL);
/Linux-v5.10/drivers/clk/qcom/
Dgcc-sdm845.c1148 .flags = CLK_IS_CRITICAL,
1175 .flags = CLK_IS_CRITICAL,
1270 .flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,
1317 .flags = CLK_IS_CRITICAL,
1376 .flags = CLK_IS_CRITICAL,
1446 .flags = CLK_IS_CRITICAL,
2434 .flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,
3071 .flags = CLK_IS_CRITICAL,
3098 .flags = CLK_IS_CRITICAL,
3145 .flags = CLK_IS_CRITICAL,
[all …]
Da53-pll.c73 init.flags = CLK_IS_CRITICAL; in qcom_a53pll_probe()
/Linux-v5.10/drivers/clk/sunxi/
Dclk-factors.c249 gate_hw, &clk_gate_ops, CLK_IS_CRITICAL); in __sunxi_factors_register()
285 return __sunxi_factors_register(node, data, lock, reg, CLK_IS_CRITICAL); in sunxi_factors_register_critical()
/Linux-v5.10/arch/arm/mach-sa1100/
Dclock.c90 .flags = CLK_GET_RATE_NOCACHE | CLK_IS_CRITICAL,

1234