Home
last modified time | relevance | path

Searched refs:CLKID_VCLK2_DIV1 (Results 1 – 6 of 6) sorted by relevance

/Linux-v5.10/include/dt-bindings/clock/
Dg12a-clkc.h118 #define CLKID_VCLK2_DIV1 153 macro
Dgxbb-clkc.h139 #define CLKID_VCLK2_DIV1 190 macro
/Linux-v5.10/drivers/clk/meson/
Dmeson8b.h130 #define CLKID_VCLK2_DIV1 151 macro
Dmeson8b.c2868 [CLKID_VCLK2_DIV1] = &meson8b_vclk2_div1_gate.hw,
3075 [CLKID_VCLK2_DIV1] = &meson8b_vclk2_div1_gate.hw,
3293 [CLKID_VCLK2_DIV1] = &meson8b_vclk2_div1_gate.hw,
Dgxbb.c2879 [CLKID_VCLK2_DIV1] = &gxbb_vclk2_div1.hw,
3090 [CLKID_VCLK2_DIV1] = &gxbb_vclk2_div1.hw,
Dg12a.c4331 [CLKID_VCLK2_DIV1] = &g12a_vclk2_div1.hw,
4557 [CLKID_VCLK2_DIV1] = &g12a_vclk2_div1.hw,
4812 [CLKID_VCLK2_DIV1] = &g12a_vclk2_div1.hw,