Home
last modified time | relevance | path

Searched refs:tw_writel (Results 1 – 7 of 7) sorted by relevance

/Linux-v4.19/drivers/media/pci/tw68/
Dtw68-core.c96 tw_writel(TW68_INTMASK, 0); /* 020 */ in tw68_hw_init1()
98 tw_writel(TW68_INTSTAT, 0xffffffff); /* 01C */ in tw68_hw_init1()
100 tw_writel(TW68_DMAC, 0x1600); in tw68_hw_init1()
165 tw_writel(TW68_VBIC, 0x03); /* 010 */ in tw68_hw_init1()
166 tw_writel(TW68_CAP_CTL, 0x03); /* 040 Enable both even & odd flds */ in tw68_hw_init1()
167 tw_writel(TW68_DMAC, 0x2000); /* patch set had 0x2080 */ in tw68_hw_init1()
168 tw_writel(TW68_TESTREG, 0); /* 02C */ in tw68_hw_init1()
182 tw_writel(TW68_GPIOC, 0); /* Set the GPIO to "normal", no ints */ in tw68_hw_init1()
183 tw_writel(TW68_GPOE, 0x0f); /* Set bits 0-3 to "output" */ in tw68_hw_init1()
184 tw_writel(TW68_GPDATA, 0); /* Set all bits to low state */ in tw68_hw_init1()
[all …]
Dtw68-video.c349 tw_writel(TW68_DMAP_SA, buf->dma); in tw68_video_start_dma()
351 tw_writel(TW68_INTSTAT, dev->board_virqmask); in tw68_video_start_dma()
873 tw_writel(reg->reg & 0xffff, reg->val); in vidioc_s_register()
1003 tw_writel(TW68_INTSTAT, status); in tw68_irq_video_done()
Dtw68.h179 #define tw_writel(reg, value) writel((value), dev->lmmio + ((reg) >> 2)) macro
/Linux-v4.19/drivers/media/pci/tw5864/
Dtw5864-video.c342 tw_writel(TW5864_DSP_PIC_MAX_MB, in tw5864_enable_input()
345 tw_writel(TW5864_FRAME_WIDTH_BUS_A(nr), in tw5864_enable_input()
347 tw_writel(TW5864_FRAME_WIDTH_BUS_B(nr), in tw5864_enable_input()
349 tw_writel(TW5864_FRAME_HEIGHT_BUS_A(nr), in tw5864_enable_input()
351 tw_writel(TW5864_FRAME_HEIGHT_BUS_B(nr), in tw5864_enable_input()
385 tw_writel(TW5864_EMU, input->reg_emu); in tw5864_request_encoded_frame()
386 tw_writel(TW5864_INTERLACING, input->reg_interlacing); in tw5864_request_encoded_frame()
387 tw_writel(TW5864_DSP, input->reg_dsp); in tw5864_request_encoded_frame()
389 tw_writel(TW5864_DSP_QP, input->reg_dsp_qp); in tw5864_request_encoded_frame()
390 tw_writel(TW5864_DSP_REF_MVP_LAMBDA, input->reg_dsp_ref_mvp_lambda); in tw5864_request_encoded_frame()
[all …]
Dtw5864-core.c88 tw_writel(TW5864_INTR_ENABLE_L, dev->irqmask & 0xffff); in tw5864_irqmask_apply()
89 tw_writel(TW5864_INTR_ENABLE_H, (dev->irqmask >> 16)); in tw5864_irqmask_apply()
115 tw_writel(TW5864_INTR_CLR_L, 0xffff); in tw5864_isr()
116 tw_writel(TW5864_INTR_CLR_H, 0xffff); in tw5864_isr()
176 tw_writel(TW5864_VLC_STREAM_BASE_ADDR, cur_frame->vlc.dma_addr); in tw5864_h264_isr()
177 tw_writel(TW5864_MV_STREAM_BASE_ADDR, cur_frame->mv.dma_addr); in tw5864_h264_isr()
180 tw_writel(TW5864_VLC_DSP_INTR, 0x00000001); in tw5864_h264_isr()
181 tw_writel(TW5864_PCI_INTR_STATUS, TW5864_VLC_DONE_INTR); in tw5864_h264_isr()
196 tw_writel(TW5864_PCI_INTR_STATUS, TW5864_TIMER_INTR); in tw5864_timer_isr()
Dtw5864-util.c14 tw_writel(TW5864_IND_DATA, data); in tw5864_indir_writeb()
15 tw_writel(TW5864_IND_CTL, addr << 2 | TW5864_RW | TW5864_ENABLE); in tw5864_indir_writeb()
28 tw_writel(TW5864_IND_CTL, addr << 2 | TW5864_ENABLE); in tw5864_indir_readb()
Dtw5864.h181 #define tw_writel(reg, value) writel((value), dev->mmio + reg) macro
183 tw_writel(reg, (tw_readl(reg) & ~(mask)) | ((value) & (mask)))
187 #define tw_setl(reg, bit) tw_writel((reg), tw_readl(reg) | (bit))
188 #define tw_clearl(reg, bit) tw_writel((reg), tw_readl(reg) & ~(bit))