Home
last modified time | relevance | path

Searched refs:tile_width (Results 1 – 4 of 4) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/i915/
Di915_gem_tiling.c139 unsigned int tile_width; in i915_tiling_ok() local
167 tile_width = 128; in i915_tiling_ok()
169 tile_width = 512; in i915_tiling_ok()
171 if (!stride || !IS_ALIGNED(stride, tile_width)) in i915_tiling_ok()
Dintel_display.c1978 unsigned int *tile_width, in intel_tile_dims() argument
1984 *tile_width = tile_width_bytes / cpp; in intel_tile_dims()
2233 unsigned int tile_width, in __intel_adjust_tile_offset() argument
2240 unsigned int pitch_pixels = pitch_tiles * tile_width; in __intel_adjust_tile_offset()
2250 *x += tiles % pitch_tiles * tile_width; in __intel_adjust_tile_offset()
2271 unsigned int tile_size, tile_width, tile_height; in _intel_adjust_tile_offset() local
2275 intel_tile_dims(fb, plane, &tile_width, &tile_height); in _intel_adjust_tile_offset()
2279 swap(tile_width, tile_height); in _intel_adjust_tile_offset()
2281 pitch_tiles = pitch / (tile_width * cpp); in _intel_adjust_tile_offset()
2284 __intel_adjust_tile_offset(x, y, tile_width, tile_height, in _intel_adjust_tile_offset()
[all …]
/Linux-v4.19/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_mdss.h400 u16 tile_width; member
/Linux-v4.19/drivers/gpu/drm/radeon/
Dr600_cs.c255 u32 tile_width = 8; in r600_get_array_mode_alignment() local
259 u32 tile_bytes = tile_width * tile_height * values->blocksize * values->nsamples; in r600_get_array_mode_alignment()
277 *pitch_align = max((u32)tile_width, in r600_get_array_mode_alignment()
285 *pitch_align = max((u32)macro_tile_width * tile_width, in r600_get_array_mode_alignment()
287 (values->blocksize * values->nsamples * tile_width))); in r600_get_array_mode_alignment()